Visible to Intel only — GUID: wtw1444449867728
Ixiasoft
2.2.4. DSP and M20K Power Gating
Power gating of the DSP blocks and M20K memory blocks is enabled via the configuration RAM (CRAM) bits. Stratix® 10 devices support power gating for both DSP blocks and M20K memory blocks. By default, the Quartus® Prime software automatically configures unused DSP blocks and M20K memory blocks to be power gated.