Visible to Intel only — GUID: hco1419012520711
Ixiasoft
3.6. FFT IP Core Interfaces and Signals
The FFT IP core uses the Avalon-ST interface. You may achieve a higher clock rate by driving the source ready signal source_ready of the FFT high, and not connecting the sink ready signal sink_ready.
The FFT MegaCore function has a READY_LATENCY value of zero.