External Memory Interfaces Intel Agilex® 7 F-Series and I-Series FPGA IP Core Release Notes

Download PDF
ID 683334
Date 7/19/2023
Public
Document Table of Contents
Document Table of Contents x
1. External Memory Interfaces Intel Agilex 7 F-Series and I-Series FPGA IP Core Release Notes
1. External Memory Interfaces Intel Agilex 7 F-Series and I-Series FPGA IP Core Release Notes x
1.1. External Memory Interfaces Intel Agilex® 7 F-Series and I-Series FPGA IP v2.7.1 1.2. External Memory Interfaces Intel Agilex® 7 F-Series and I-Series FPGA IP v2.7.0 1.3. External Memory Interfaces Intel Agilex® 7 FPGA IP v2.6.1 1.4. External Memory Interfaces Intel Agilex® 7 FPGA IP v2.6.1 1.5. External Memory Interfaces Intel Agilex® 7 FPGA IP v2.6.0 1.6. External Memory Interfaces Intel Agilex® 7 FPGA IP v2.5.0 1.7. External Memory Interfaces Intel Agilex® 7 FPGA IP v2.4.2 1.8. External Memory Interfaces Intel Agilex® 7 FPGA IP v2.4.0 1.9. External Memory Interfaces Intel Agilex® 7 FPGA IP v2.3.0 1.10. External Memory Interfaces Intel Agilex® 7 FPGA IP v2.3.0 1.11. External Memory Interfaces Intel Agilex® 7 FPGA IP v2.2.0 1.12. External Memory Interfaces Intel Agilex® 7 FPGA IP v2.1.0 1.13. External Memory Interfaces Intel Agilex® 7 FPGA IP v2.0.0
1. External Memory Interfaces Intel Agilex 7 F-Series and I-Series FPGA IP Core Release Notes

1. External Memory Interfaces Intel Agilex 7 F-Series and I-Series FPGA IP Core Release Notes

Updated for:
Intel® Quartus® Prime Design Suite 23.2
IP Version 2.7.1

If a release note is not available for a specific IP version, the IP has no changes in that version. For information on IP update releases up to v18.1, refer to the Intel® Quartus® Prime Design Suite Update Release Notes.

Intel® FPGA IP versions match the Intel® Quartus® Prime Design Suite software versions until v19.1. Starting in Intel® Quartus® Prime Design Suite software version 19.2, Intel® FPGA IP has a new versioning scheme.

The Intel® FPGA IP version (X.Y.Z) number can change with each Intel® Quartus® Prime software version. A change in:

  • X indicates a major revision of the IP. If you update the Intel® Quartus® Prime software, you must regenerate the IP.
  • Y indicates the IP includes new features. Regenerate your IP to include these new features.
  • Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

Section Content
External Memory Interfaces Intel Agilex 7 F-Series and I-Series FPGA IP v2.7.1
External Memory Interfaces Intel Agilex 7 F-Series and I-Series FPGA IP v2.7.0
External Memory Interfaces Intel Agilex 7 FPGA IP v2.6.1
External Memory Interfaces Intel Agilex 7 FPGA IP v2.6.1
External Memory Interfaces Intel Agilex 7 FPGA IP v2.6.0
External Memory Interfaces Intel Agilex 7 FPGA IP v2.5.0
External Memory Interfaces Intel Agilex 7 FPGA IP v2.4.2
External Memory Interfaces Intel Agilex 7 FPGA IP v2.4.0
External Memory Interfaces Intel Agilex 7 FPGA IP v2.3.0
External Memory Interfaces Intel Agilex 7 FPGA IP v2.3.0
External Memory Interfaces Intel Agilex 7 FPGA IP v2.2.0
External Memory Interfaces Intel Agilex 7 FPGA IP v2.1.0
External Memory Interfaces Intel Agilex 7 FPGA IP v2.0.0

Level Two Title