Visible to Intel only — GUID: nbl1607111687381
Ixiasoft
1.1. Generating the Design Example
1.2. Directory Structure
1.3. Simulating the Design Example Testbench
1.4. Compiling the Compilation-Only Project
1.5. Compiling and Configuring the Design Example in Hardware
1.6. Testing the Low Latency 100G Ethernet Intel Agilex FPGA Intel® FPGA IP Design in Hardware
Visible to Intel only — GUID: nbl1607111687381
Ixiasoft
1.5. Compiling and Configuring the Design Example in Hardware
The Intel® FPGA IP core parameter editor allows you to compile and configure the design example on a target development kit.
- Launch the Intel® Quartus® Prime Pro Edition software and select Processing > Start Compilation to compile the design.
- After you generate an SRAM object file .sof, follow these steps to program the hardware design example on the Intel device:
- Select Tools > Programmer.
- In the Programmer, click Hardware Setup.
- Select a programming device.
- Select and add the Intel® Agilex™ device to your Intel® Quartus® Prime Pro Edition session.
- Ensure that Mode is set to JTAG.
- Select the Intel device and click Add Device. The Programmer displays a block diagram of the connections between the devices on your board.
- In the row with your .sof, check the box for the .sof.
- Turn on Program/Configure option for the .sof.
- Click Start.