Visible to Intel only — GUID: mwh1410471338276
Ixiasoft
Visible to Intel only — GUID: mwh1410471338276
Ixiasoft
6.2. Applying Netlist Optimizations
You may have to experiment with available options to see which combination of settings works best for a particular design. Refer to the messages in the compilation report to see the magnitude of improvement with each option, and to help you decide whether you should turn on a given option or specific effort level.
Turning on more netlist optimization options can result in more changes to the node names in the design; bear this in mind if you are using a verification flow, such as the Signal Tap Logic Analyzer or formal verification that requires fixed or known node names.
Applying all the physical synthesis options at the Extra effort level generally produces the best results for those options, but adds significantly to the compilation time. You can also use the Physical synthesis effort level options to decrease the compilation time. The WYSIWYG primitive resynthesis option does not add much compilation time relative to the overall design compilation time.
To find the best results, you can use the Intel® Quartus® Prime Design Space Explorer II (DSE) to apply various sets of netlist optimization options.