ID:21753 Verilog HDL warning at <location>: synthesis directive "<string>" is not supported

CAUSE: Use of VERILOG_INPUT_VERSION or VERILOG_LIBRARY synthesis directives are not supported. Design File.

ACTION: Use -HDL_VERSION command to specify the Verilog HDL version for VERILOG_FILE in the Quartus Prime Settings File (.qsf).