ID:22417 Verilog HDL info at <location>: undeclared symbol '<string>', assumed default net type '<string>'

CAUSE: Intel Quartus Prime Synthesis generated the specified info message for the specified location in a Design File.

ACTION: No action is required. A future version of the Intel Quartus Prime software will provide more extensive Help for this info message.