ID:14348 SystemVerilog error at <location>: can't resolve assignment pattern in connection to port <number> on instance <string> because the instance has no module binding

CAUSE: Quartus Prime Integrated Synthesis generated the specified error message for the specified location in a Design File.

ACTION: Fix the problem identified by the message text. A future version of the Quartus Prime software will provide more extensive Help for this error message.