Allows you to specify options for compiling and simulating Verilog HDL input files in the Quartus® Prime Standard Edition software.