CASCADE Primitive
Parent topic: CASCADE Primitive

VHDL Component Declaration

COMPONENT CASCADE

PORT (a_in : IN STD_LOGIC;a_out : OUT STD_LOGIC);END COMPONENT;
Parent topic: CASCADE Primitive

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.