MAX® V CPLDs
MAX® V CPLDs offer a unique, non-volatile architecture, delivering low power and on-chip features.
See also: FPGA Design Software, Design Store, Downloads, Community, and Support
MAX® V CPLDs
Features and Customer Benefits
Cost Optimized
Manufactured using a mature, long-life cycle, low-cost 0.18-µm fab process combined with the latest low-cost packaging technologies.
Low Power
Up to 50% lower total power compared to equivalent density competitive CPLDs, generating less heat and saving battery power.
Internal Oscillator
Replaces an external discrete timing devices for use as a simple clocking source, saving BOM costs.
Fast Power-On and Reset
Power on and reset quickly (500 µs or less), ideal for power management, power sequencing, and monitoring of other devices on the PCB.
Realtime in-System Programmability (ISP)
Allow you to update a second configuration image while the CPLD is in operation.
I/O Capabilities
I/Os are hot-socket compliant and support LVTTL, LVCMOS, PCITM, and LVDS output interface standards, along with other bus-friendly options (e.g. output enable per pin, Schmitt triggers, slew rate control, and others).
Green Packages
All packages are available in restriction of hazardous substances (RoHS)-compliant variants, meeting the "low-halogen" requirements per JEDEC document JED 709 (draft). Selected packages are available in leaded variants.
Parallel Flash Loader
The on-chip JTAG block can configure external non-JTAG-compliant devices, such as discrete flash memory devices, using the Parallel Flash Loader IP Megafunction.
Architecture
Leveraging the successful MAX® II architecture, MAX® V devices combine instant-on, non-volatile CPLD characteristics with advanced features typically found in FPGAs, on-chip memory, and internal oscillators.
Designed for Low Cost
MAX® V CPLDs are built using a low-cost fab process combined with a selection of popular, low-cost packages. A pad-limited, staggered I/O pad arrangement results in a small die size, as well as a low-cost-per-I/O pin.
MAX® V Architecture
The groundbreaking MAX® V CPLD architecture (Figure 1) includes an array of logic elements (LEs grouped in logic array blocks (LABs)), memory resources (non-volatile flash and LE RAM), global signals (clocks or control signals), and a generous amount of user I/Os. The MultiTrack interconnect is designed to maximize performance and minimize power by using the most efficient, direct connection from input to logic to output. Find more details about the MAX® V architecture in the MAX® V Device Family Data Sheet (PDF).
Designed in Concert with Quartus Prime Software
To simplify the design optimization process, the MAX® V CPLD architecture and Quartus® Prime software fitting algorithms were refined in concert to optimize tPD, tCO, tSU, and fMAX performance with pins locked down. As design functionality changes, Quartus Prime software enhances the ability to meet or exceed performance requirements using locked pin assignments and a push-button compilation flow. All MAX® V CPLDs are supported by the free Quartus® Prime Lite Edition software.
I/O Voltage Flexibility
The MAX® V CPLD architecture supports MultiVolt I/O functionality, allowing different I/O banks to operate with different I/O voltages to seamlessly connect to other devices. The device core is powered by a single 1.8-V external supply (VCCINT), providing CPLD functionality with low dynamic and stand-by power.
The smaller density products have two I/O banks, while the larger density products have four I/O banks. Each bank can be supplied with an independent VCCIO reference voltage.
Additional Resources
Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.
Support Resources
Resource center for training, documentation, downloads, tools and support options.
Development Boards
Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.
Intellectual Property
Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.
FPGA Design Software
Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.
Contact Sales
Get in touch with sales for your Altera® FPGA product design and acceleration needs.
Where to Buy
Contact an Altera® Authorized Distributor today.