Interlaken Intel® FPGA IP
The Interlaken Intel® FPGA IP core is Interlaken Protocol Definition v1.2 compliant and allows system developers to achieve high bandwidth throughput in their systems. This pre-built, ready-to-go IP building block shortens the design cycle resulting in faster time to market.
Read the Interlaken (2nd generation) Intel® FPGA IP user guide ›
Read the 50G Interlaken MegaCore Function user guide ›
Read the 100G Interlaken MegaCore Function user guide ›
Interlaken Intel® FPGA IP
Interlaken is an interconnect protocol for high-speed, channelized chip-to-chip interface in networking applications. It is optimized for high-bandwidth chip-to-chip packet transfers at rates from 10 Gbps to 600 Gbps and beyond.
Interlaken Intel® FPGA IP core is ideal for:
- Multi-terabit routers and switches for access
- Carrier Ethernet and data center applications that demand IP configurability to optimize for various traffic profiles
- Scalability for next-generation platforms
Features
Intel has been a part of the Interlaken Alliance since its inception in 2007 and continues to innovate new protocol features to provide customers with robust and easy-to-implement Interlaken IP solutions. Intel now offers up to 600G Interlaken IP.
The Intel® FPGA Interlaken IP Portfolio accomplishes major development milestones: third-generation soft IP (includes media access control (MAC)) and second-generation hardened IP (includes physical coding sublayer (PCS) / physical medium attachment (PMA)). These seasoned, battle-tested cores continue to provide the additional robustness and maturity required for new, more intelligent systems.
- Data rate selection up to 25.78125 Gbps (NRZ) OR 56 Gbps (PAM4)
- Multi-lane configuration up to 24 lanes
- Interleave packet mode support
- Enhanced scheduling
- Multi-segment or Start-of-Packet (SOP) alignment user interface options
- I/O controllable burst settings (Min, Max, Short)
- Programmable meta frame lengths
- Up to 256 logical channels
- Multiple-use field access
- In-band and out-of-band flow control (calendar page options)
- Advanced error handling and error injection capabilities
- Retransmission
- Fully integrated IP (MAC, PCS, and PMA layers)
- Tunable pre-emphasis and equalization settings
- Custom IP deliveries available to optimize for various application needs
- Supports ILA mode
Related Links
Documentation
- Interlaken (2nd generation) Intel® FPGA IP user guide
- Interlaken (2nd generation) Stratix® 10 FPGA IP Design Example user guide
- Interlaken (2nd generation) Agilex™ 7 FPGA IP Design Example user guide
- 50G Interlaken MegaCore Function user guide
- 50G Interlaken Design Example user guide
- 100G Interlaken MegaCore Function user guide
- 100G Interlaken Design Example user guide
- F-Tile Interlaken Intel® FPGA IP user guide
- F-Tile Interlaken Intel® FPGA IP Design Example user guide
- GTS Interlaken Intel® FPGA IP User Guide
- GTS Interlaken Intel® FPGA IP Design Example User Guide
- Intel® FPGA IP release notes
Additional Resources
Find IP
Find the right Altera® FPGA Intellectual Property core for your needs.
Technical Support
For technical support on this IP core, please visit Support Resources or Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center and Communities.
IP Evaluation and Purchase
Evaluation mode and purchasing information for Altera® FPGA Intellectual Property cores.
IP Base Suite
Free Altera® FPGA IP Core licenses with an active license for Quartus® Prime Standard or Pro Edition Software.
Design Examples
Download design examples and reference designs for Altera® FPGA devices.
Contact Sales
Get in touch with sales for your Altera® FPGA product design and acceleration needs.