FIR II Intel® FPGA IP Core
The FIR II Intel IP core provides a fully-integrated finite impulse response (FIR) filter function optimized for use with Intel FPGA devices. The FIR II IP core has an interactive parameter editor that allows you to easily create custom FIR filters. The parameter editor outputs IP functional simulation model files for use with Verilog HDL and VHDL simulators. You can use the parameter editor to implement a variety of filter types, including single rate, decimation, interpolation, and fractional rate filters.