MIPI D-PHY IP Release Notes: Agilex™ 5 FPGAs

Download PDF
ID 817563
Date 9/30/2024
Public
Document Table of Contents
Document Table of Contents x
1. Agilex™ 5 FPGA MIPI D-PHY IP Release Notes
1. Agilex™ 5 FPGA MIPI D-PHY IP Release Notes x
1.1. Agilex™ 5 FPGA MIPI D-PHY IP v3.1.0 1.2. Agilex™ 5 FPGA MIPI D-PHY IP v3.0.0 1.3. Agilex™ 5 FPGA MIPI D-PHY IP v2.2.0
1. Agilex™ 5 FPGA MIPI D-PHY IP Release Notes

1.2. Agilex™ 5 FPGA MIPI D-PHY IP v3.0.0

Table 8.  v3.0.0 2024.07.08
Description Impact
Verified in the Quartus® Prime software v24.2. Provides MIPI D-PHY IP support for Agilex™ 5 devices. The tables that follow summarize speed and feature support.
Note: Device support for Agilex™ 5 D-Series FPGAs and SoCs in the Quartus® Prime Pro Edition software version 24.2 is restricted. To enable D-Series device support in your instance of the Quartus® Prime Pro Edition software, contact your regional Altera sales representative.
Note: This documentation is preliminary and subject to change.
Table 9.   Agilex™ 5 D-Series FPGA MIPI D-PHY IP Speed Support Summary
    Max Rate (Mbps) -1 -2 -3
Device Family Subcategory -1 -2 -3 S C T H S C T H S C T H
D Series Device standard reference / short reference 1 150 - 3500 1 150 - 3500 1 150 - 3500 1 X X X 3 - X X X 3 - X X X 3 -
Long reference 2 150 - 2500 2 150 - 2500 2 150 - 2500 2 X X X 3 - X X X 3 - X X X 3 -
Support level key:
  • S = simulation support
  • C = compilation support
  • T = timing support
  • H = hardware support

  • X = supported feature.
  • An empty table cell indicates that the feature is not currently supported.
  • 1 = Standard reference/short reference is reference to the insertion loss condition from MIPI Alliance D-PHY specifications.
  • 2 = Long reference is reference to the insertion loss condition from MIPI Alliance D-PHY specifications.
  • 3 = Timing is currently preliminary. It will be necessary to recompile in future releases.

Note: Statements in this document that refer to future plans or expectations are forward-looking statements. These statements are based on current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in such statements. For more information on the factors that could cause actual results to differ materially, see our most recent earnings release and SEC filings at www.intc.com.
Table 10.   Agilex™ 5 D-Series FPGA MIPI D-PHY IP Feature Support Summary
Protocol Category Sub-Category Supported? S C T H
MIPI D-PHY PPI bus width 16 X X X X  
Skew Calibration RX and TX X X X X  
Alternate Calibration RX and TX X X X X  
Periodic Calibration TX X X X X  
Design Example   X X X X  
TX Equalization Mode Medium LP X X X X  
High LP X X X X  
Medium LP X X X X  
RX Equalization Mode Small X X X X  
Medium X X X X  
Large X X X X  
Simulation External loopback simulation X X      
Simulators 1 VCS-MX X X      
QuestaSim X X      
Xcelium X X      
Questa-Intel FPGA Edition X X      
Aldec Riviera-Pro          
Support level key:
  • S = simulation support
  • C = compilation support
  • T = timing support
  • H = hardware support

  • X = supported feature.
  • 1 = VHDL is not supported.
Table 11.   Agilex™ 5 E-Series FPGA Device Group B MIPI D-PHY IP Speed Support Summary
    Max Rate (Mbps) -4 -5 -6
Device Family Subcategory -4 -5 -6 S C T H S C T H S C T H
E Series Device Group B long reference / standard reference / short reference 1 150 - 2500 1 150 - 2500 1 150 - 2500 1 X X X 2 X X X X 2 X X X X 2 X
Support level key:
  • S = simulation support
  • C = compilation support
  • T = timing support
  • H = hardware support

  • X = supported feature.
  • An empty table cell indicates that the feature is not currently supported.
  • 1 = Long reference/standard reference/short reference is reference to the insertion loss condition from MIPI Alliance D-PHY specifications.
  • 2 = Timing is currently preliminary. It will be necessary to recompile in future releases.

Note: Statements in this document that refer to future plans or expectations are forward-looking statements. These statements are based on current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in such statements. For more information on the factors that could cause actual results to differ materially, see our most recent earnings release and SEC filings at www.intc.com.
Table 12.   Agilex™ 5 E-Series FPGA Device Group B MIPI D-PHY IP Feature Support Summary
Protocol Category Sub-Category Supported? S C T H
MIPI D-PHY PPI bus width 16 X X X X X
Skew Calibration RX and TX X X X X X
Alternate Calibration RX and TX X X X X X
Periodic Calibration TX X X X X X
Design Example   X X X X X
TX Equalization Mode Medium LP X X X X X
High LP X X X X X
Medium CZ X X X X X
RX Equalization Mode Small X X X X X
Medium X X X X X
Large X X X X X
Simulation External loopback simulation X X      
Simulators 1 VCS-MX X X      
QuestaSim X X      
Xcelium X X      
Questa-Intel FPGA Edition X X      
Aldec Riviera-Pro          
Support level key:
  • S = simulation support
  • C = compilation support
  • T = timing support
  • H = hardware support

  • X = supported feature.
  • 1 = VHDL is not supported.
Level Two Title