F-Tile Low Latency 50G Ethernet Intel® FPGA IP Design Example User Guide

ID 816968
Date 4/01/2024
Public

2.4. Simulation

The simulation testbench sends traffic through the IP, exercising the transmit side and receive side of the IP.