Hard Processor System Technical Reference Manual: Agilex™ 5 SoCs
Visible to Intel only — GUID: eha1672794071055
Ixiasoft
Visible to Intel only — GUID: eha1672794071055
Ixiasoft
3.7.3.2.2. Cache Partitioning
The L3 cache supports a partitioning scheme that alters the victim selection policy to prevent one core (or one group of cores) from utilizing the entire cache at the expense of another core. In use, each core in the cluster must be assigned to one of the eight partition scheme IDs. For more information on the partitioning setup example, refer to the Arm* DynamIQ Shared Unit Technical Reference Manual, Revision: r4p0.