Intel® FPGA AI Suite: Compiler Reference Manual

Download PDF
ID 768972
Date 7/03/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Intel® FPGA AI Suite Compiler Reference Manual 2. About the Intel® FPGA AI Suite Compiler 3. Intel® FPGA AI Suite Compiler Use Modes 4. Intel® FPGA AI Suite Compiler Command Line Options A. Intel® FPGA AI Suite Compiler Reference Manual Archives B. Intel® FPGA AI Suite Compiler Reference Manual Document Revision History
3. Intel® FPGA AI Suite Compiler Use Modes x
3.1. Compiling a Graph 3.2. Estimating the Performance of a Graph 3.3. Estimating the Performance of a Partition of a Graph 3.4. Estimating the Area of an Architecture 3.5. Generating an Optimized Architecture
3.5. Generating an Optimized Architecture x
3.5.1. Generating an Architecture for Highest Performance 3.5.2. Generating an Architecture Optimized for a Frame Rate Target Value
4. Intel® FPGA AI Suite Compiler Command Line Options x
4.1. Inputs (dla_compiler Command Options) 4.2. Outputs (dla_compiler Command Options) 4.3. Reporting (dla_compiler Command Options) 4.4. Compilation Options (dla_compiler Command Options) 4.5. Architecture Options (dla_compiler Command Options) 4.6. Architecture Optimizer Options (dla_compiler Command Options) 4.7. Analyzer Tool Options (dla_compiler Command Options) 4.8. Miscellaneous Options (dla_compiler Command Options) 4.9. Input File Formats for dla_compiler Command 4.10. Generation of Output File Formats 4.11. The Partitioning Table Report
1. Intel® FPGA AI Suite Compiler Reference Manual
2. About the Intel® FPGA AI Suite Compiler
3. Intel® FPGA AI Suite Compiler Use Modes
4. Intel® FPGA AI Suite Compiler Command Line Options
A. Intel® FPGA AI Suite Compiler Reference Manual Archives
B. Intel® FPGA AI Suite Compiler Reference Manual Document Revision History

3.2. Estimating the Performance of a Graph

To estimate the performance of a graph on an architecture, use the --fanalyze-performance dla_compiler command option.

The dla_compiler command compiles the graph for the specified architecture to estimate its performance.

The list of required and optional arguments includes all the required and optional arguments from Compiling a Graph . In addition, the following options are specific to estimating graph performance:

Option

Description
--fanalyze-performance [Required] Enables the performance estimator.
--fassumed-fmax-core= <assumed fMAX> [Optional] Specifies the assumed fMAX of the compiled Intel® FPGA AI Suite IP.

The performance estimator does not have the ability to estimate fMAX of a given IP parameterization, nor does it know which speed grade the IP targets. Typically, the IP achieves 300 MHz or higher on a C2 Intel® Arria® 10 device.

The default fMAX depends on the device family:
  • Intel® Arria® 10 - 265 MHz
  • Intel Agilex® 7 - 400 MHz
  • Intel® Cyclone® 10 GX - 265 MHz
  • Intel® Stratix® 10 - 265 MHz
--fdump-performance-report [Optional] An optional output file for the performance estimate, otherwise the performance summary is displayed on the terminal.

The simplest dla_compiler command format for estimating the performance of a graph is as follows: 

dla_compiler \
   --network-file <path to graph.xml> \
   --march <path to .arch file> \
   --fanalyze-peformance

Example Command

dla_compiler \
   --network-file ResNet50.xml ResNet101.xml \
   --march $COREDLA_ARCH/example_architectures/A10_Generic.arch \
   --fanalyze-performance \
   --fassumed-fmax-core=300
Related Information
Level Two Title