A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: llp1642818042489
Ixiasoft
Visible to Intel only — GUID: llp1642818042489
Ixiasoft
9.2. Hardware Interrupt Controllers
Altera implements Nios® V processor trap handling based on the RISC-V specification. The configuration of Nios® V trap processing logic depends on the Core-Local Interruptor (CLINT). When you instantiate the Nios® V processor in the system integration tool Platform Designer, you can configure the CLINT as either Direct Mode or Vectored Mode.