F-Tile Architecture and PMA and FEC Direct PHY IP User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: ezb1630701389400
Ixiasoft
Visible to Intel only — GUID: ezb1630701389400
Ixiasoft
3.8.8.1. Run-time Reset Sequence Approximate Time Durations
The following table provides approximate times for Run-time Reset Sequence—TX + RX. The numbers are provided for general guidance. They are meant to give an idea of the timescale involved for the reset sequence and are subject to change without notice.
Event Sequence | Simulation Max Time | Hardware Max Time |
---|---|---|
tx_reset_ack deassert to tx_ready assert | 740 us | 60 ms |
tx_reset assert to tx_ready deassert | 400 us | 40 ms |
tx_reset assert to tx_reset_ack assert | 600 us | 60 ms |
rx_reset_ack deassert to rx_ready assert | 900 us | 148 ms |
rx_reset assert to rx_ready deassert | 400 us | 40 ms |
rx_reset assert to rx_reset_ack assert | 1.4 ms | 190 ms |