Multi Channel DMA Intel® FPGA IP for PCI Express User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: ukl1589938280396
Ixiasoft
Visible to Intel only — GUID: ukl1589938280396
Ixiasoft
8.1.5.2. Multiple Descriptor Load and Submit
The API flow below shows loading the descriptors in bunch in the descriptor ring buffer and then submit for DMA transfer by updating the tail pointer register with total loaded descriptors.