Intel® Cyclone® 10 GX Device Design Guidelines

Download PDF
ID 683703
Date 11/06/2017
Public
Document Table of Contents
Document Table of Contents x
Intel® Cyclone® 10 GX Device Design Guidelines
Intel® Cyclone® 10 GX Device Design Guidelines x
System Specification Device Selection Early System and Board Planning Pin Connection Considerations for Board Design I/O and Clock Planning Design Entry Design Implementation, Analysis, Optimization, and Verification Design Checklist Appendix: Cyclone® 10 GX Transceiver Design Guidelines Conclusion Document Revision History
System Specification x
Design Specifications IP Selection Platform Designer
Device Selection x
Logic, Memory, and Multiplier Density I/O Pin Count, LVDS Channels, and Package Offering PLLs and Clock Routing Speed Grade Vertical Device Migration
Early System and Board Planning x
Early Power Estimation Temperature Sensing for Thermal Management Voltage Sensor Planning for Device Configuration Planning for On-Chip Debugging
Planning for Device Configuration x
Configuration Scheme Selection Configuration Features Quartus Prime Configuration Settings
Configuration Scheme Selection x
Serial Configuration Devices Download Cables Using the Parallel Flash Loader Intel® FPGA IP with MAX Devices
Configuration Features x
Data Compression Design Security Using Configuration Bitstream Encryption Remote System Upgrades SEU Mitigation and CRC Error Checks
Planning for On-Chip Debugging x
On-Chip Debugging Tools Planning Guidelines for Debugging Tools
Pin Connection Considerations for Board Design x
Device Power-Up Power Pin Connections and Power Supplies Configuration Pin Connections Board-Related Quartus Prime Settings Signal Integrity Considerations Board-Level Simulation and Advanced I/O Timing Analysis
Power Pin Connections and Power Supplies x
Decoupling Capacitors PLL and Transceiver Board Design Guidelines
Configuration Pin Connections x
DCLK and TCK Signal Integrity JTAG Pins MSEL Configuration Mode Pins Other Configuration Pins
Board-Related Quartus Prime Settings x
Device-Wide Output Enable Pin Unused Pins
Signal Integrity Considerations x
High-Speed Board Design Voltage Reference Pins Simultaneous Switching Noise I/O Termination
I/O and Clock Planning x
Making FPGA Pin Assignments Early Pin Planning and I/O Assignment Analysis I/O Features and Pin Connections Clock and PLL Selection PLL Feature Guidelines Clock Control Block I/O Simultaneous Switching Noise
I/O Features and Pin Connections x
I/O Signaling Type Selectable I/O Standards and Flexible I/O Banks Memory Interfaces Dual-Purpose and Special Pin Connections Cyclone® 10 GX I/O Features
PLL Feature Guidelines x
Clock Feedback Mode Clock Outputs
Design Entry x
Design Recommendations Using IP Cores Reconfiguration Recommended HDL Coding Styles Register Power-Up Levels and Control Signals Planning for Hierarchical and Team-Based Design
Reconfiguration x
Dynamic Reconfiguration
Planning for Hierarchical and Team-Based Design x
Planning Design Partitions Planning in Bottom-Up and Team-Based Flows Creating a Design Floorplan
Design Implementation, Analysis, Optimization, and Verification x
Selecting a Synthesis Tool Device Resource Utilization Reports Quartus Prime Messages Timing Constraints and Analysis Area and Timing Optimization Preserving Performance and Reducing Compilation Time Simulation Formal Verification Power Analysis Power Optimization
Timing Constraints and Analysis x
Recommended Timing Optimization and Analysis Assignments
Power Optimization x
Device and Design Power Optimization Techniques Quartus Prime Power Optimization Techniques
Device and Design Power Optimization Techniques x
Clock Power Management Memory Power Reduction I/O Power Guidelines
Quartus Prime Power Optimization Techniques x
Power Optimization Advisor
Appendix: Cyclone® 10 GX Transceiver Design Guidelines x
Transceiver PHY Architecture Overview Transceiver Bank Architecture PHY Layer Transceiver Components Transceiver Phase-Locked Loops Clock Generation Block (CGB) Calibration Transceiver Design Flow
PHY Layer Transceiver Components x
The GX Transceiver Channel
Transceiver Phase-Locked Loops x
Advanced Transmit (ATX) PLL Fractional PLL (fPLL) Channel PLL (CMU/CDR PLL)
Intel® Cyclone® 10 GX Device Design Guidelines

Cyclone® 10 GX I/O Features

The Cyclone® 10 GX bi-directional I/O element (IOE) features support rapid system integration while simultaneously providing the high bandwidth required to maximize internal logic capabilities and system-level performance. Advanced features for device interfaces assist in high-speed data transfer into and out of the device and reduce the complexity and cost of the PCB.
Table 42.   Cyclone® 10 GX I/O Features
Feature Usage Guidelines and More Information
Multi Volt I/O Interface Allows all packages to interface with systems of different supply voltages. VCCIO pins can be connected to a 1.2-, 1.25-, 1.35-, 1.5-, 1.8-, 2.5-, or 3.0-V power supply, depending on the output requirements. The output levels are compatible with systems of the same voltage as the power supply. Note that only the 3 V I/O bank supports 2.5 V and 3.0 V power supply. Refer to the previous sections and the "I/O and High Speed I/O in Cyclone® 10 GX Devices" chapter of the Cyclone® 10 GX Core Fabric and General Purpose I/O Handbook for a summary of Multi Volt I/O support and a list of the supported I/O standards and the typical values for input and output VCCIO, VREF, and board termination voltage (VTT). Intel® recommends that you use an external clamp diode on the all I/O pins when the input signal is 3.0 V.
Programmable Output Current Strength Programmable current-strength control is available for certain I/O standards. You can mitigate the effects of high signal attenuation due to a long transmission line or a legacy backplane. A higher current strength increases I/O performance, but also increases noise on the interface, so you can use current strength control to manage noise. Ensure that the output buffer current strength is sufficiently high, but does not cause excessive overshoot or undershoot that violates voltage threshold parameters for the I/O standard. Intel® recommends performing an IBIS or SPICE simulations to determine the right current strength setting for your specific application. For a list of standards and settings, refer to the "I/O and High Speed I/O in Cyclone® 10 GX Devices" chapter of the Cyclone® 10 GX Core Fabric and General Purpose I/O Handbook.
Programmable Slew Rate Control Configure each pin for low-noise or high-speed performance. A faster slew rate provides high speed transitions. You can use faster slew rates to improve the available timing margin in memory-interface applications or when the output pin has high-capacitive loading. A slow slew rate can help reduce system noise, but adds a nominal delay to rising and falling edges. You can use the slew rate to reduce SSN. Confirm that your interface meets its performance requirements if you use slower slew rates. Intel® recommends performing IBIS or SPICE simulations to determine the right slew rate setting for your specific application.
Programmable IOE Delay Programmable delay chains can ensure zero hold times, minimize setup times, or increase clock-to-output times. You can use delays as deskewing circuitry to ensure that all bits of a bus have the same delay going into or out of the device. This feature helps read and time margins because it minimizes the uncertainties between signals in the bus. For delay specifications, refer to the " Cyclone® 10 GX Device Datasheet".
Programmable Output Buffer Delay Delay chains in the single-ended output buffer can independently control the rising and falling edge delays of the output buffer. You can use delays to adjust the output buffer duty cycle, compensate channel-to-channel skew, reduce SSO noise by deliberately introducing channel-to-channel skew, and improve high-speed memory-interface timing margins.
Open-Drain Output When configured as an open-drain, the logic value of the output is either high-Z or 0. Used in system-level control signals that can be asserted by multiple devices in the system. Typically, an external pull-up resistor is required to provide logic high.
Bus Hold Weakly holds the signal on an I/O pin at its last driven state until the next input signal is present, using a resistor with a nominal resistance (RBH) of approximately 7 kΩ . With this feature, you do not require an external pull-up or pull-down resistor to hold a signal level when the bus is tri-stated. The circuitry also pulls non-driven pins away from the input threshold voltage where noise can cause unintended high-frequency switching. If the bus-hold feature is enabled, you cannot use the programmable pull-up option. Disable the bus-hold feature if the I/O pin is configured for differential signals. For the specific sustaining current driven through this resistor and the overdrive current used to identify the next driven input and level for each VCCIO voltage, refer to the " Cyclone® 10 GX Device Datasheet".
Programmable Pull-Up Resistor Pull-up resistor (typically 25 kΩ) weakly holds the I/O to the VCCIO level when in user mode. Can be used with the open-drain output to eliminate the requirement for an external pull-up resistor. If the programmable pull-up option is enabled, you cannot use the bus-hold feature.
On-Chip Termination (OCT) Driver-impedance matching provides the I/O driver with controlled output impedance that closely matches the impedance of the transmission line to significantly reduce reflections. OCT maintains signal quality, saves board space, and reduces external component costs. Support for on-chip series (RS) with or without calibration, parallel (RT) with calibration, and dynamic series and parallel termination for single-ended I/O standards and on-chip differential termination (RD) for differential LVDS I/O standards. OCT RS and RT are supported in the same I/O bank for different I/O standards if they use the same VCCIO supply voltage. Each I/O in an I/O bank can be independently configured to support OCT RS, programmable current strength, or OCT RT. You cannot configure both OCT RS and programmable current strength or slew rate control for the same I/O buffer. Differential OCT RD is available in all I/O pins. For details about the support and implementation of this feature, refer to the "I/O and High Speed I/O in Cyclone® 10 GX Devices" chapter of the Cyclone® 10 GX Core Fabric and General Purpose I/O Handbook.
Programmable Pre-Emphasis Increases the amplitude of the high frequency component of the output signal, and thus helps to compensate for the frequency-dependent attenuation along the transmission line. Refer to the "I/O and High Speed I/O in Cyclone® 10 GX Devices" chapter of the Cyclone® 10 GX Core Fabric and General Purpose I/O Handbook.
Programmable Differential Output Voltage Allows you to adjust output eye height to optimize trace length and power consumption. A higher VOD swing improves voltage margins at the receiver end while a smaller VOD swing reduces power consumption. Refer to the "I/O and High Speed I/O in Cyclone® 10 GX Devices" chapter of the Cyclone® 10 GX Core Fabric and General Purpose I/O Handbook.
Dedicated Differential I/O SERDES Circuitry with DPA and Soft-CDR Support All the I/Os in Cyclone® 10 GX devices and E devices have built-in SERDES circuitry that supports high-speed LVDS interfaces at data rates of up to 1400 Mbps. DPA circuitry automatically chooses the best phase to compensate the skew between the source synchronous clock and received serial data. The soft-CDR mode provides the opportunity for synchronous/asynchronous applications for chip-to-chip and short reach board-to-board applications for SGMII protocols. If you want to use DPA, enable the feature in the parameter editor. DPA usage adds some constraints on the placement of high-speed differential channels. Refer to the feature description and placement guidelines in the "I/O and High Speed I/O in Cyclone® 10 GX Devices" chapter of the Cyclone® 10 GX Core Fabric and General Purpose I/O Handbook.

Refer to the Cyclone® 10 GX I/O banks figure that shows the location of each I/O bank and what each bank supports. The figures describing the number of I/Os in each bank provide bank information specific to each device density. Refer to the section describing I/O bank restrictions for information about which I/O standards can be combined in each bank, and the section describing I/O placement guidelines for details about LVDS restrictions.

Consider the following checklist items and refer to the appropriate documentation in Table 3 for detailed guidelines:

Table 43.   Cyclone 10 GX I/O Features Checklist
Number Done? Checklist Item
1   Check available device I/O features that can help I/O interfaces: current strength, slew rate, I/O delays, open-drain, bus hold, programmable pull-up resistors, PCI clamping diodes, programmable pre-emphasis, and VOD.
2   Consider on-chip termination (OCT) features to save board space.
3   Verify that the required termination scheme is supported for all pin locations.
4   Choose the appropriate mode of DPA, non-DPA, or soft-CDR for high-speed LVDS interfaces.
Related Information
Level Two Title