Visible to Intel only — GUID: ugt1488319341293
Ixiasoft
System Specification
Device Selection
Early System and Board Planning
Pin Connection Considerations for Board Design
I/O and Clock Planning
Design Entry
Design Implementation, Analysis, Optimization, and Verification
Design Checklist
Appendix: Cyclone® 10 GX Transceiver Design Guidelines
Conclusion
Document Revision History
Visible to Intel only — GUID: ugt1488319341293
Ixiasoft
Design Entry
In complex FPGA design development, design practices, coding styles, and megafunction use have an enormous impact on your device’s timing performance, logic utilization, and system reliability. In addition, while planning and creating the design, plan for a hierarchical or team-based design to improve design productivity.