HDMI Intel® Stratix 10 FPGA IP Design Example User Guide

ID 683701
Date 9/07/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.11. Design RTL Parameters

Use the HDMI TX and RX Top RTL parameters to customize the design example.

Most of the design parameters are available in the Design Example tab of the HDMI Intel® FPGA IP parameter editor. You can still change the design example settings you made in the parameter editor through the RTL parameters.

Table 25.  HDMI RX Top Parameters
Parameter Value Description
SUPPORT_DEEP_COLOR
  • 0: No deep color
  • 1: Deep color
Determines if the core can encode deep color formats.
SUPPORT_AUXILIARY
  • 0: No AUX
  • 1: AUX
Determines if the auxiliary channel encoding is included.
SYMBOLS_PER_CLOCK 8 Supports 8 symbols per clock for Intel® Stratix® 10 devices.
SUPPORT_AUDIO
  • 0: No audio
  • 1: Audio
Determines if the core can encode audio.
EDID_RAM_ADDR_WIDTH 8 (Default value) Log base 2 of the EDID RAM size.
Table 26.  HDMI TX Top Parameters
Parameter Value Description
USE_FPLL 1 Supports fPLL as TX PLL only for Intel® Stratix® 10 devices. Always set this parameter to 1.
SUPPORT_DEEP_COLOR
  • 0: No deep color
  • 1: Deep color
Determines if the core can encode deep color formats.
SUPPORT_AUXILIARY
  • 0: No AUX
  • 1: AUX
Determines if the auxiliary channel encoding is included.
SYMBOLS_PER_CLOCK 8 Supports 8 symbols per clock for Intel® Stratix® 10 devices.
SUPPORT_AUDIO
  • 0: No audio
  • 1: Audio
Determines if the core can encode audio.