F-Tile PMA/FEC Direct PHY Intel® FPGA IP Release Notes

Download PDF
ID 683563
Date 7/08/2024
Public
Document Table of Contents
Document Table of Contents x
1. F-Tile PMA/FEC Direct PHY Intel® FPGA IP Release Notes
1. F-Tile PMA/FEC Direct PHY Intel® FPGA IP Release Notes x
1.1. F-Tile PMA/FEC Direct PHY Intel® FPGA IP v4.9.0 1.2. F-Tile PMA/FEC Direct PHY Intel® FPGA IP v4.8.0 1.3. F-Tile PMA/FEC Direct PHY Intel® FPGA IP v4.7.0 1.4. F-Tile PMA/FEC Direct PHY Intel® FPGA IP v4.6.0 1.5. F-Tile PMA/FEC Direct PHY Intel® FPGA IP v4.5.0 1.6. F-Tile PMA/FEC Direct PHY Intel® FPGA IP v4.4.0 1.7. F-Tile PMA/FEC Direct PHY Intel® FPGA IP v4.3.0 1.8. F-Tile PMA/FEC Direct PHY Intel® FPGA IP v4.2.0 1.9. F-Tile PMA/FEC Direct PHY Intel® FPGA IP v4.1.0 1.10. F-Tile PMA/FEC Direct PHY Intel® FPGA IP v4.0.0 1.11. F-Tile PMA/FEC Direct PHY Intel FPGA IP v3.0.0 1.12. F-Tile PMA/FEC Direct PHY Intel® FPGA IP v2.0.0 1.13. F-Tile Architecture and PMA and FEC Direct PHY IP User Guide Archives
1. F-Tile PMA/FEC Direct PHY Intel® FPGA IP Release Notes

1.8. F-Tile PMA/FEC Direct PHY Intel® FPGA IP v4.2.0

Table 8.  v4.2.0 2022.09.26
Quartus® Prime Pro Edition Version Description Impact
22.3 Added support for spread spectrum clocking (SSC) and dynamic control of TX electrical idle for USB and SATA. The SSC enables the spread spectrum clocking support for USB and SATA protocol compliance. Added TX electrical idle port for SATA/USB. When asserted, the FGT PMA transmitter is forced into an electrical idle condition.
Added support for low frequency periodic signaling (LFPS) for USB. The LFPS feature allows you to enable low frequency periodic signaling (LFPS) signal detection.
Added support for RX signal detect interface for SATA. The RX signal detect feature allows you to enable SATA out of band (OOB) signal detection.
Added support for fast freeze and locktoref interface for GPON. The fast freeze interface feature allows you to improve response times when freezing the CDR lock state. Asserting the locktoref interface signal allows you to keep the CDR in lock-to-reference mode.
IP enhancements and bug fixes. You must regenerate the IP if you encounter an issue. If you do not have any issues with the previous version, there is no need to regenerate.
Level Two Title