H-Tile Hard IP Ethernet Intel® FPGA IP Release Notes: Stratix® 10 Devices

Download PDF
ID 683545
Date 5/03/2024
Public
Document Table of Contents
Document Table of Contents x
1. Stratix® 10 H-Tile Hard IP for Ethernet IP Core Release Notes
1. Stratix® 10 H-Tile Hard IP for Ethernet IP Core Release Notes x
1.1. H-Tile Hard IP for Ethernet Intel Stratix 10 FPGA IP Core v24.1 1.2. H-Tile Hard IP for Ethernet Intel Stratix 10 FPGA IP Core v20.2 1.3. H-Tile Hard IP for Ethernet Intel Stratix 10 FPGA IP Core v18.0 1.4. Stratix® 10 H-Tile Hard IP for Ethernet IP Core v17.1
1. Stratix® 10 H-Tile Hard IP for Ethernet IP Core Release Notes

1.3. H-Tile Hard IP for Ethernet Intel Stratix 10 FPGA IP Core v18.0

Table 3.  Version 18.0 May 2018
Description Impact Notes

Added support for Optical Transport Network (OTN) and Flexible Ethernet.

— —

Added deficit idle counter (DIC) option for more refined inter-packet gap (IPG) control.

— —
Added the following GUI parameters:
  • Link fault generation option
  • Enable asynchronous adapter clock
  • Enable Altera Debug Master Endpoint (ADME)
— —
Added simulation design examples for:
  • 50GE and 100GE OTN variation
  • 50GE and 10GE FlexE variation
 — —

Added hardware design example for 50GE and 100GE MAC + PCS variant.

— —
Related Information
Level Two Title