Multi Channel DMA Intel® FPGA IP for PCI Express Design Example User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: pkj1592875121012
Ixiasoft
Visible to Intel only — GUID: pkj1592875121012
Ixiasoft
3.3.4. Run the Simulation Script
- Change to the testbench simulation directory, pcie_ed_tb/pcie_ed_tb/sim/<simulators>.
- Run the simulation script for the simulator of your choice. Refer to the table below.
- Analyze the results.
Simulator | Simulation Directory | Instructions |
---|---|---|
QuestaSim* / Questa* Intel® FPGA Edition |
<example_design>/pcie_ed_tb/ pcie_ed _tb/sim/mentor/ |
|
VCS/VCSMX | <example_design> /pcie_ed_tb/ pcie_ed _tb/sim/synopsys/vcs <example_design>/pcie_ed_tb/pcie_ed _tb/sim/synopsys/vcsmx |
|
Xcelium | <example_design>/pcie_ed_tb/pcie_ed_tb/sim/xcelium |
|