Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP User Guide

Download PDF
ID 683510
Date 7/08/2024
Public
Document Table of Contents
Document Table of Contents x
1. Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP Overview
1. Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP Overview x
1.1. Release Information 1.2. Device Family Support 1.3. Commands and Responses 1.4. Mailbox Client with Avalon® Streaming Interface Intel FPGA IP User Guide Document Archives 1.5. Document Revision History for the Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP User Guide
1.2. Device Family Support x
1.2.1. Parameters 1.2.2. Interfaces
1.2.2. Interfaces x
1.2.2.1. Clock and Reset Interfaces 1.2.2.2. Command Interface 1.2.2.3. Response Interface 1.2.2.4. Command Status Interface
1.3. Commands and Responses x
1.3.1. Operation Commands 1.3.2. Error Code Responses 1.3.3. Error Code Recovery
1. Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP Overview

1.2.2.2. Command Interface

Use the Avalon® streaming interface to send commands to the SDM.
Table 4.  Command Interface
Signal Name Direction Description
command_ready Output The Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP asserts command_ready when it is ready to receive commands from the application. The ready_latency is 0 cycles. The Mailbox Client with Avalon® ST can accept command_data[31:0] in the same cycle that command_ready asserts.
command_valid Input The command_valid signal asserts to indicate that command_data is valid.
command_data[31:0] Input The command_data bus drives commands to the SDM. Refer to Command List and Description for definitions of the commands.
command_startofpacket Input The command_startofpacket asserts in the first cycle of a command packet.
command_endofpacket Input The command_endofpacket asserts in the last cycle of command a packet.
Figure 4. Timing for Avalon® Streaming Interface Command Packet
Level Two Title