Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP User Guide

Download PDF
ID 683510
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Mailbox Client with Avalon® Streaming Interface Intel FPGA IP Overview
1. Mailbox Client with Avalon® Streaming Interface Intel FPGA IP Overview x
1.1. Device Family Support 1.2. Commands and Responses 1.3. Mailbox Client with Avalon® Streaming Interface Intel FPGA IP User Guide Document Archives 1.4. Document Revision History for the Mailbox Client with Avalon® Streaming Interface Intel FPGA IP User Guide
1.1. Device Family Support x
1.1.1. Parameters 1.1.2. Interfaces
1.1.2. Interfaces x
1.1.2.1. Clock and Reset Interfaces 1.1.2.2. Command Interface 1.1.2.3. Response Interface 1.1.2.4. Command Status Interface
1.2. Commands and Responses x
1.2.1. Operation Commands 1.2.2. Error Code Responses 1.2.3. Error Code Recovery
1. Mailbox Client with Avalon® Streaming Interface Intel FPGA IP Overview

1. Mailbox Client with Avalon® Streaming Interface Intel FPGA IP Overview

Updated for:
Intel® Quartus® Prime Design Suite 21.3
IP Version 1.0.1
The Mailbox Client with Avalon® streaming interface Intel® FPGA IP (Mailbox Client with Avalon® ST Client IP) provides a communication channel between your custom logic and the secure device manager (SDM). You can use the Mailbox Client with Avalon® ST IP to send command packets and receive response packets from SDM peripheral modules. The Mailbox Client with Avalon® ST IP defines functions that the SDM runs.

Your custom logic can use this communication channel to receive information and access flash memory from the following peripheral modules:

  • The Chip ID
  • The Temperature Sensor
  • The Voltage Sensor
  • Quad serial peripheral interface (SPI) flash memory
Note: Throughout this user guide, the term Avalon® ST abbreviates the Avalon® streaming interface or IP.
Figure 1. Mailbox Client with Avalon® ST IP System Design
The following figure shows an application in which the Mailbox Client with Avalon® ST IP reads the Chip ID.
Figure 2. Mailbox Client with Avalon® ST IP Reads Chip ID
Level Two Title