Visible to Intel only — GUID: sam1395330018536
Ixiasoft
1. Integer Arithmetic Intel® FPGA IP Cores
2. LPM_COUNTER (Counter) IP Core
3. LPM_DIVIDE Intel® FPGA IP Core References
4. LPM_MULT (Multiplier) IP Core
5. LPM_ADD_SUB (Adder/Subtractor)
6. LPM_COMPARE (Comparator)
7. ALTECC (Error Correction Code: Encoder/Decoder) IP Core
8. Intel FPGA Multiply Adder IP Core
9. ALTMEMMULT (Memory-based Constant Coefficient Multiplier) IP Core
10. ALTMULT_ACCUM (Multiply-Accumulate) IP Core
11. ALTMULT_ADD (Multiply-Adder) IP Core
12. ALTMULT_COMPLEX (Complex Multiplier) IP Core
13. ALTSQRT (Integer Square Root) IP Core
14. PARALLEL_ADD (Parallel Adder) IP Core
15. Integer Arithmetic Intel® FPGA IP Cores User Guide Document Archives
16. Document Revision History for Integer Arithmetic Intel® FPGA IP Cores User Guide
7.1. ALTECC Encoder Features
7.2. Verilog HDL Prototype (ALTECC_ENCODER)
7.3. Verilog HDL Prototype (ALTECC_DECODER)
7.4. VHDL Component Declaration (ALTECC_ENCODER)
7.5. VHDL Component Declaration (ALTECC_DECODER)
7.6. VHDL LIBRARY_USE Declaration
7.7. Encoder Ports
7.8. Decoder Ports
7.9. Encoder Parameters
7.10. Decoder Parameters
Visible to Intel only — GUID: sam1395330018536
Ixiasoft
9.5. Parameters
The following table lists the parameters for the ALTMEMMULT IP core.
Parameter Name | Type | Required | Description |
---|---|---|---|
WIDTH_D | Integer | Yes | Specifies the width of the data_in[] port. |
WIDTH_C | Integer | Yes | Specifies the width of the coeff_in[] port. |
WIDTH_R | Integer | Yes | Specifies the width of the result[] port. |
WIDTH_S | Integer | No | Specifies the width of the sel[] port. |
COEFFICIENT0 | Integer | Yes | Specifies value of the first fixed coefficient. |
TOTAL_LATENCY | Integer | Yes | Specifies the total number of clock cycles from the start of a multiplication to the time the result is available at the output. |
DATA_REPRESENTATION | String | No | Specifies whether the data_in[] input port and the pre-loaded coefficients are signed or unsigned. |
COEFF_REPRESENTATION | String | No | Specifies whether the coeff_in[] input port and the pre-loaded coefficients are signed or unsigned. |
INTENDED_DEVICE_FAMILY | String | No | This parameter is used for modeling and behavioral simulation purposes. |
LPM_HINT | String | No | When you instantiate a library of parameterized modules (LPM) function in a VHDL Design File (.vhd), you must use the LPM_HINT parameter to specify an Intel® -specific parameter. For example: LPM_HINT = "CHAIN_SIZE = 8, ONE_INPUT_IS_CONSTANT = YES" The default value is UNUSED. |
LPM_TYPE | String | No | Identifies the library of parameterized modules (LPM) entity name in VHDL design files. |
MAX_CLOCK_CYCLES_PER_RESULT | Integer | No | Specifies the number of clock cycles per result. |
NUMBER_OF_COEFFICIENTS | Integer | No | Specifies the number of coefficients that are stored in the lookup table. |
RAM_BLOCK_TYPE | String | No | Specifies the ram block type. Values are AUTO, SMALL, MEDIUM, M512, and M4K. If omitted, the default value is AUTO. |