| 23.1 |
- Added pltrst_n platform reset signal as output port for Intel® eSPI Agent Core.
- Updated correct input signal naming on parameter usage scenario for Intel® FPGA MII to RMII Converter Core.
- Added a new section: Interrupt Event for Intel® eSIP Agent core.
|
| 22.3 |
- Added support for new IP core in Intel® Quartus® Prime: Lightweight UART IP Core.
- Added new ECC Error Injection features for AXI mode: On-Chip RAM II Intel® FPGA IP Core.
- Added fix on supported devices: Intel® FPGA GMII to RGMII Converter Core.
- Added supported devices: Intel® FPGA HPS GMII to TSE 1000BASE-X/SGMII PCS Bridge Core.
- Enabled configurable flash timeout value: Intel® FPGA Serial Flash Controller II Core and Intel® FPGA Generic QUAD SPI Controller II Core.
|
| 22.2 |
Added a new ECC option to the On-Chip Memory II (RAM or ROM) component. |
| 22.1 |
- Added support for a new IP core in Intel® Quartus® Prime: Cache Coherency Translator.
- Added support for dual AXI ports for On-Chip Memory II RAM/ROM.
|
| 21.3 |
- Added support for new IP core in Intel® Quartus® Prime: On-Chip Memory II (RAM or ROM).
- Added Nios® V Processor support except for the following IP cores:
- SDRAM Controller Core
- Tri-State SDRAM Core
- Compact Flash Core
- EPCS Serial Flash Controller Core
- 16207 LCD Controller Core
- Scatter-Gather DMA Controller Core
- Video Sync Generator and Pixel Converter Cores
- Avalon® -ST Test Pattern Generator and Checker Cores
- Avalon® -MM DDR Memory Half Rate Bridge Core
- Modular ADC Core
- Modular Dual ADC Core
- Intel® FPGA Avalon® Mutex Core
- Vectored Interrupt Controller Core
|
| 20.4 |
|
| 20.3 |
|
| 20.2 |
- Added a new parameter for eSPI to LPC Bridge Core.
|
| 20.1 |
- Added support for new IP core in Intel® Quartus® Prime: Intel® FPGA MII to RMII Converter Core.
|
| 19.4 |
|
| 19.3 |
|
| 19.2 |
|
| 19.1 |
- Added support for new IP core in Intel® Quartus® Prime: Intel® FPGA HPS EMAC to Multi-rate PHY GMII Adapter Core.
|
| 18.1 |
- Added support for new IP core in Intel® Quartus® Prime: eSPI to LPC Bridge IP Core.
|
| 18.0 |
- Added support for new IP core in Intel® Quartus® Prime: Intel® eSPI Slave IP Core.
- Added a new parameter for Modular Scatter-Gather DMA Core.
|
| 17.1 |
- mSGDMA optimizations for Intel® Stratix® 10 devices in Intel® Quartus® Prime Pro Edition software version 17.1.
- CMSIS support for embedded IP in Intel® Quartus® Prime Pro Edition software version 17.1.
- EPCQA device support for EPCQ Controller and Generic QSPI Controller IP in Intel® Quartus® Prime Standard Edition software version 17.1.
- Bug Fix:
- Intel® Avalon® FIFO IP —Incorrect back pressure behavior during reset state and data loss when FIFO is almost full issue is fixed.
- Intel® FPGA Triple-Speed Ethernet (TSE) iniche driver to support mSGDMA updated.
- Redundant software example simple_socket_server_rgmii removed
|
| 17.0 |
- Added new Streaming ( Avalon® -ST) Freeze Bridges for Partial Reconfiguration (PR) support.
- New improved data performance Serial flash controller II and Generic Quad SPI controller II IP cores.
- Added Avalon® -ST Freeze Bridges as PR solution IP.
- All Embedded IP cores now support Intel® Cyclone® 10 device compilation.
- Bug fixes:
- I2C Slave to Avalon® -MM Master—MM master write data corruption due to overrun of internal I2C slave RX shifting logic issue fixed
- Intel® FPGA Avalon® FIFO IP —Incorrect back pressure behavior during reset state and data loss when FIFO is almost full issue fixed
- EPCQ Controller—Incorrect back pressure behavior during reset state issue fixed
- Generic QSPI Controller IP:
- Modified to enable support for multiple instances in one Platform Designer design.
- N25Q016 flash device now supported.
- Serial Flash Controller IP—EPCS4 flash device is now supported.
- The following IP cores (from Intel® Quartus® Prime Standard Edition) are not present in the Intel® Quartus® Prime Pro Edition:
- Intel FPGA Avalon® New SDRAM Controller
- Intel FPGA SDRAM Tristate Controller
- Intel FPGA Avalon® EPCS Flash Controller
- Intel FPGA Avalon® Compact Flash Controller
- Intel FPGA Avalon® Half Rate Bridge
- Intel FPGA Avalon® Pixel Converter
- Intel FPGA Avalon® Video Sync Generator
- Intel FPGA Avalon® LCD 16207
- Intel FPGA Avalon® SGDMA
- Intel FPGA Avalon® DMA
- Intel FPGA Modular ADC
- Intel FPGA SM Bus Controller
|
| 16.1 |
- A new IP core named Avalon® I2C Master has been added to the Platform Designer (Standard) library.
- The 16550 UART IP has been enhanced to support a user-defined TX FIFO level trigger.
- Freeze controller and bridges IPs have been added to the IP library.
|