Generic Serial Flash Interface Intel® FPGA IP User Guide

Download PDF
ID 683419
Date 12/22/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Generic Serial Flash Interface Intel® FPGA IP User Guide
1. Generic Serial Flash Interface Intel® FPGA IP User Guide x
1.1. Release Information 1.2. Device Family Support 1.3. Signals 1.4. Parameters 1.5. Register Map 1.6. Using Generic Serial Flash Interface Intel® FPGA IP 1.7. Generic Serial Flash Interface Intel® FPGA IP Reference Design 1.8. Flash Access Using the Generic Serial Flash Interface Intel® FPGA IP 1.9. Intel HAL Driver 1.10. Generic Serial Flash Interface Intel® FPGA IP User Guide Archives 1.11. Document Revision History for the Generic Serial Flash Interface Intel® FPGA IP User Guide
1.6. Using Generic Serial Flash Interface Intel® FPGA IP x
1.6.1. Control Status Register Byte Enable 1.6.2. Memory Operations 1.6.3. Byte Enabling 1.6.4. Constraining the I/O Pins
1.6.3. Byte Enabling x
1.6.3.1. Byte Enabling Supported Patterns
1.7. Generic Serial Flash Interface Intel® FPGA IP Reference Design x
1.7.1. Hardware and Software Requirements 1.7.2. Functional Description 1.7.3. Creating Nios® II Hardware System 1.7.4. Integrating Modules into Intel® Quartus® Prime Project 1.7.5. Programming the .sof File 1.7.6. Building Application Software System using Nios® II Software Build Tools
1.7.2. Functional Description x
1.7.2.1. Reference Design Components 1.7.2.2. Reference Design Application Program
1.7.6. Building Application Software System using Nios® II Software Build Tools x
1.7.6.1. Reference Design Results
1.8. Flash Access Using the Generic Serial Flash Interface Intel® FPGA IP x
1.8.1. Flash Operations that Require Operation Code 1.8.2. Flash Operations to Read Flash Registers 1.8.3. Flash Operations to Write Flash Registers 1.8.4. Flash Operations that Require An Address 1.8.5. Read Memory from the Flash 1.8.6. Program Flash
1.9. Intel HAL Driver x
1.9.1. Driver API
1. Generic Serial Flash Interface Intel® FPGA IP User Guide

1.7.6. Building Application Software System using Nios® II Software Build Tools

  1. In the Intel® Quartus® Prime, go to Tools > Nios II Software Build Tools for Eclipse.
  2. Browse to your workspace directory.
  3. In the Nios II Software Build Tools for Eclipse, go to File > New > Nios II Application and BSP from Template.
  4. In the SOPC Information File name field, select generic_flash_access.sopcinfo from your project directory and click Open.
  5. For Project Name, set to generic_flash_access, choose Hello World Small project template and click Finish.
  6. In the generic_flash_access project directory and replace the hello_world_small.c file with main.c and operation.c files attached in the reference design.
  7. Select the main.c file and go to Project > Build Project to create the generic_flash_access.elf file.
  8. Select the generic_flash_access.elf file and go to Run > Run As > Nios II Hardware.
  9. The Nios II Console prints the following results.

Section Content
Reference Design Results

Level Two Title