Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Release Notes

Download PDF
ID 683415
Date 4/11/2018
Public
Document Table of Contents
Document Table of Contents x
Notice Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Release Notes
Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Release Notes x
Acceleration Acronym List System Requirements Intel® Acceleration Stack 1.0 Reference Table Enhancements Known Issues Issues Resolved Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Release Notes Revision History
Notice
Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Release Notes

Enhancements

Table 3.  Enhancements in the Intel Acceleration Stack Version 1.0
Area Enhancement
FPGA Interface Manager (FIM) Improved floor plan and included partial reconfiguration (PR) timing constraints to provide more resources for accelerator functions (AFs).
Level Two Title