External Memory Interfaces Intel® Cyclone® 10 FPGA IP Core Release Notes

Download PDF
ID 683304
Date 7/01/2019
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP Core Release Notes
1. External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP Core Release Notes x
1.1. External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP v19.1.0 1.2. External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP 19.1 1.3. External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP 18.1.1 1.4. External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP 18.1 1.5. External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP 18.0 1.6. Intel® Cyclone® 10 GX External Memory Interface IP 17.1
1. External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP Core Release Notes

1.6. Intel® Cyclone® 10 GX External Memory Interface IP 17.1

Table 6.  v17.1 November 2017
Description Impact
Initial release. Provides external memory interface IP for DDR3 and LPDDR3 protocols for Intel® Cyclone® 10 GX devices.
Related Information
Level Two Title