External Memory Interfaces Cyclone® 10 FPGA IP Core Release Notes

Download PDF
ID 683304
Date 4/01/2024
Public
Document Table of Contents
Document Table of Contents x
1. External Memory Interfaces Cyclone® 10 GX FPGA IP Core Release Notes
1. External Memory Interfaces Cyclone® 10 GX FPGA IP Core Release Notes x
1.1. External Memory Interfaces Cyclone® 10 GX FPGA IP v19.1.2 1.2. External Memory Interfaces Cyclone® 10 GX FPGA IP v19.1.0 1.3. External Memory Interfaces Cyclone® 10 GX FPGA IP 19.1 1.4. External Memory Interfaces Cyclone® 10 GX FPGA IP 18.1.1 1.5. External Memory Interfaces Cyclone® 10 GX FPGA IP 18.1 1.6. External Memory Interfaces Cyclone® 10 GX FPGA IP 18.0 1.7. Cyclone® 10 GX External Memory Interface IP 17.1
1. External Memory Interfaces Cyclone® 10 GX FPGA IP Core Release Notes

1.1. External Memory Interfaces Cyclone® 10 GX FPGA IP v19.1.2

Table 1.  v19.1.2 2024.04.01
Quartus® Prime Version Description Impact
24.1 Verified in the Quartus® Prime software v24.1. Migration from Nios® II to Nios® V caused removal support of Soft Nios® Processor for On-Chip Debug parameter from all protocols. No functional impact.
Level Two Title