Visible to Intel only — GUID: nsk1524559525283
Ixiasoft
1.1.4.1. Board Connectivity
If you are performing hardware testing on the selected Intel development kits, generate the design example with the appropriate target development kit selected.
Refer to the instructions in Generating the Design.
Note: Running the hardware test with the design generated as-is is only possible when the JESD204B IP core is configured in duplex data path mode (i.e. with both TX and RX data paths present). Make your own modifications to the design to run the hardware test if generating a simplex data path design.
Port Name | Port Description | Board Component | Component Description |
---|---|---|---|
global_rst_n | Global reset | S8 | User PB0 push-button |
device_clk | Reference clock input | U64 | Si5332 clock generator (OUT1) |
mgmt_clk | Control clock | U64 | Si5332 clock generator (OUT6) |
tx_serial_data | TX serial data | J7 | FMC connector |
rx_serial_data | RX serial data | J7 | FMC connector |