Stratix® 10 Hard Processor System Technical Reference Manual
Visible to Intel only — GUID: wjt1481130652165
Ixiasoft
Visible to Intel only — GUID: wjt1481130652165
Ixiasoft
21.4.5.1. Taking the UART Controller Out of Reset
When a cold or warm reset is issued in the HPS, the reset manager resets this module and holds it in reset until software releases it.
After the Cortex-A53 MPCore boots, it can deassert the reset signal by clearing the appropriate bits in the reset manager's corresponding reset register. For details about reset registers, refer to section: Reset Signals and Registers in the Reset Manager chapter.