IOPLL Intel® FPGA IP Core Release Notes

Download PDF
ID 683166
Date 7/25/2023
Public
Document Table of Contents
Document Table of Contents x
IOPLL Intel FPGA IP Core Release Notes
IOPLL Intel FPGA IP Core Release Notes x
IOPLL Intel FPGA IP v19.3.1 IOPLL Intel FPGA IP v19.3.0 IOPLL Intel FPGA IP v18.0 Intel FPGA IOPLL v17.1 Intel® Stratix® 10 Clocking and PLL User Guide Archives Intel Agilex 7 Clocking and PLL User Guide: F-Series and I-Series Archives IOPLL Intel® FPGA IP Core User Guide Archives
IOPLL Intel FPGA IP Core Release Notes

IOPLL Intel FPGA IP v18.0

Table 4.  v18.0 May 2018
Description Impact
Renamed Intel FPGA IOPLL IP core to IOPLL Intel FPGA IP core as per Intel rebranding. —
Added new settings to reduce jitter peaking: charge pump current, loop resistance, and ripplecap settings. —
Added a new GUI parameter: Create a permit_cal signal to connect with an upstream PLL to export the permit_cal input. —
Added a new input signal: permit_cal. Connecting this permit_cal port to the locked output port of the upstream I/O PLL ensures that the cascaded I/O PLLs are calibrated in the correct order. —
Improved compensation accuracy. —
Decreased IP simulation time. —
Related Information
Level Two Title