Intel® Quartus® Prime Pro Edition User Guide: Design Constraints
ID
683143
Date
12/04/2023
Public
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: jbr1438371806315
Ixiasoft
1.1.2.1. Specify Instance-Specific Constraints in Assignment Editor
1.1.2.2. Specify NoC Constraints in NoC Assignment Editor
1.1.2.3. Specify I/O Constraints in Pin Planner
1.1.2.4. Plan Interface Constraints in Interface Planner and Tile Interface Planner
1.1.2.5. Adjust Constraints with the Chip Planner
1.1.2.6. Constraining Designs with the Design Partition Planner
3.2.1. Assigning to Exclusive Pin Groups
3.2.2. Assigning Slew Rate and Drive Strength
3.2.3. Assigning I/O Banks
3.2.4. Changing Pin Planner Highlight Colors
3.2.5. Showing I/O Lanes
3.2.6. Assigning Differential Pins
3.2.7. Entering Pin Assignments with Tcl Commands
3.2.8. Entering Pin Assignments in HDL Code
Visible to Intel only — GUID: jbr1438371806315
Ixiasoft
2.1.2.2. Step 2: Initialize Interface Planner
Initializing Interface Planner loads the compilation database for the synthesis snapshot, and enables the View Assignments command and Assignments tab for reconciling project assignments.
To initialize Interface Planner:
- Click Tools > Interface Planner . The Interface Planner opens, displaying the Home tab.
- On the Flow control, click Initialize Interface Planner . After initialization, the Fitter dynamically validates your interface plan as you make changes.
Figure 11. Interface Planner Home Tab