Visible to Intel only — GUID: mwh1452708840597
Ixiasoft
Intel® Quartus® Prime Timing Analyzer Cookbook
Updated for: |
---|
Intel® Quartus® Prime Design Suite 22.2 |
This manual contains a collection of design scenarios, timing constraint guidelines, and techniques that you can apply to help optimize timing performance of your Intel® Quartus® Prime FPGA design. Application of these techniques requires basic familiarity with the Intel® Quartus® Prime Timing Analyzer and a basic understanding of Synopsys* Design Constraints (SDC).