Visible to Intel only — GUID: mwh1410383886203
Ixiasoft
Visible to Intel only — GUID: mwh1410383886203
Ixiasoft
2.3.7.5.3. End Multicycle Setup = 2 and End Multicycle Hold = 1
Multicycle Constraint
set_multicycle_path -from [get_clocks clk_src] -to [get_clocks clk_dst] \ -setup -end 2 set_multicycle_path -from [get_clocks clk_src] -to [get_clocks clk_dst] -hold -end 1
In this example, the setup relationship relaxes by two clock periods by moving the latch edge to the left two clock periods. The hold relationship relaxes by a full period by moving the latch edge to the previous latch edge.
The following shows the setup timing diagram for the analysis that the Timing Analyzer performs:
The most restrictive hold relationship with an end multicycle setup assignment value of two is 20 ns.
The following shows the setup report for this example in the Timing Analyzer and highlights the launch and latch edges.
The following shows the timing diagram for the hold checks for this example. The hold checks are relative to the setup check.
The most restrictive hold relationship with an end multicycle setup assignment value of two and an end multicycle hold assignment value of one is 0 ns.
The following shows the hold report for this example in the Timing Analyzer and highlights the launch and latch edges.