Intel® Cyclone® 10 GX Device Errata and Design Guidelines

Download PDF
ID 683031
Date 8/03/2022
Public
Document Table of Contents
Document Table of Contents x
1. Intel® Cyclone® 10 GX Device Errata 2. Document Revision History for Intel® Cyclone® 10 GX Device Errata and Design Guidelines
1. Intel® Cyclone® 10 GX Device Errata x
1.1. Automatic Lane Polarity Inversion for PCIe Hard IP 1.2. High VCCBAT Current when VCC is Powered Down 1.3. Failure on Row Y59 When Using the Error Detection Cyclic Redundancy Check (EDCRC) or Partial Reconfiguration (PR) 1.4. GPIO Output may not meet the On-Chip Series Termination (Rs OCT) without Calibration Resistance Tolerance Specification or Current Strength Expectation
1. Intel® Cyclone® 10 GX Device Errata
2. Document Revision History for Intel® Cyclone® 10 GX Device Errata and Design Guidelines

1.1. Automatic Lane Polarity Inversion for PCIe Hard IP

For Intel® Cyclone® 10 GX PCIe Hard IP open systems where you do not control both ends of the PCIe link, Intel does not guarantee automatic lane polarity inversion with the Gen1x1 configuration, Configuration via Protocol (CvP), or Autonomous Hard IP mode. The link may not train successfully, or it may train to a smaller width than expected. There is no planned workaround or fix.

For all other configurations, refer to the following workaround.

Workaround

Refer to the Knowledge Database in the related links below for details to workaround this issue.

Status

Affects: All Intel® Cyclone® 10 GX devices.

Status: No planned fix.

Related Information
Level Two Title