F-Tile Ethernet Intel® FPGA Hard IP User Guide

Download PDF
ID 683023
Date 11/20/2024
Public
Document Table of Contents
Document Table of Contents x
1. Overview 2. Getting Started 3. F-Tile Ethernet Intel® FPGA Hard IP Parameters 4. Functional Description 5. Clocks 6. Resets 7. Interface Overview 8. Configuration Registers 9. Supported Modules and IPs 10. Supported Tools 11. F-Tile Ethernet Intel® FPGA Hard IP User Guide Archives 12. Document Revision History for the F-Tile Ethernet Intel® FPGA Hard IP User Guide
1. Overview x
1.1. Ethernet System in F-Tile Overview 1.2. F-Tile Ethernet Intel® FPGA Hard IP Overview
1.2. F-Tile Ethernet Intel® FPGA Hard IP Overview x
1.2.1. Device Family Support 1.2.2. Device Speed Grade Support 1.2.3. Resource Utilization 1.2.4. Round-trip Latency 1.2.5. Release Information
2. Getting Started x
2.1. Installing and Licensing F-Tile Ethernet Intel® FPGA Hard IP Cores 2.2. Specifying the IP Core Parameters and Options 2.3. Reference and System PLL Clock for your IP Design 2.4. Generated File Structure 2.5. Generating Tile Files 2.6. IP Core Testbenches
2.4. Generated File Structure x
2.4.1. Generating IP-XACT File
4. Functional Description x
4.1. Datapath Description 4.2. F-Tile Ethernet Intel® FPGA Hard IP MAC 4.3. PCS, OTN, and FlexE Modes 4.4. Precision Time Protocol 4.5. Auto-Negotiation and Link Training
4.2. F-Tile Ethernet Intel® FPGA Hard IP MAC x
4.2.1. MAC TX Datapath 4.2.2. MAC RX Datapath 4.2.3. Congestion and Flow Control Using PAUSE or Priority Flow Control (PFC) 4.2.4. Link Fault Signaling 4.2.5. Order of Ethernet Transmission
4.2.1. MAC TX Datapath x
4.2.1.1. TX Preamble, Start, and SFD Insertion 4.2.1.2. Source Address Insertion 4.2.1.3. Length/Type Field Processing 4.2.1.4. Frame Padding 4.2.1.5. Frame Check Sequence (CRC-32) Insertion 4.2.1.6. Inter-Packet Gap Generation and Insertion 4.2.1.7. TX Packing Logic
4.2.2. MAC RX Datapath x
4.2.2.1. RX Preamble Processing 4.2.2.2. RX Strict SFD Checking 4.2.2.3. RX FCS Checking 4.2.2.4. RX Malformed Packet Handling 4.2.2.5. Removing PAD Bytes and FCS Bytes from RX Frames 4.2.2.6. RX Undersized Frames, Oversized Frames, and Frames with Length Errors 4.2.2.7. Inter-Packet Gap
4.2.3. Congestion and Flow Control Using PAUSE or Priority Flow Control (PFC) x
4.2.3.1. Conditions Triggering XOFF Frame Transmission 4.2.3.2. Conditions Triggering XON Frame Transmission 4.2.3.3. Pause Control and Generation Interface 4.2.3.4. Pause Control Frame Filtering
4.3. PCS, OTN, and FlexE Modes x
4.3.1. PCS Mode 4.3.2. OTN Mode 4.3.3. FlexE Mode
4.4. Precision Time Protocol x
4.4.1. Features 4.4.2. PTP Timestamp Accuracy 4.4.3. PTP Client Flow 4.4.4. RX Virtual Lane Offset Calculation for No FEC Variants 4.4.5. Virtual Lane Order and Offset Values 4.4.6. UI Adjustment 4.4.7. Reference Time Interval 4.4.8. Minimum and Maximum Reference Time (TAM) Interval for UI Measurement (Hardware) 4.4.9. UI Value and PMA Delay 4.4.10. Routing Delay Adjustment for Advanced Timestamp Accuracy Mode 4.4.11. Routing Delay Adjustment for Basic Timestamp Accuracy Mode
4.4.3. PTP Client Flow x
4.4.3.1. PTP TX Client Flow 4.4.3.2. PTP RX Client Flow
4.4.6. UI Adjustment x
4.4.6.1. TX UI Adjustment 4.4.6.2. RX UI Adjustment
5. Clocks x
5.1. Clock Connections in Single Instance Operation 5.2. Clock Connections in Multiple Instance Operation 5.3. Clock Connections in MAC Asynchronous FIFO Operation 5.4. Clock Connections in PTP-Based Synchronous and Asynchronous Operation 5.5. Clock Connections in Synchronous Ethernet Operation 5.6. Custom Cadence
6. Resets x
6.1. Reset Signals 6.2. Reset Sequence
7. Interface Overview x
7.1. Status Interface 7.2. TX MAC Avalon ST Client Interface 7.3. RX MAC Avalon ST Aligned Client Interface 7.4. TX MAC Segmented Client Interface 7.5. RX MAC Segmented Client Interface 7.6. MAC Flow Control Interface 7.7. PCS Mode TX Interface 7.8. PCS Mode RX Interface 7.9. FlexE and OTN Mode TX Interface 7.10. FlexE and OTN Mode RX Interface 7.11. Custom Rate Interface 7.12. 32-bit Soft CWBIN Counters 7.13. Reconfiguration Interfaces 7.14. Precision Time Protocol Interface
7.2. TX MAC Avalon ST Client Interface x
7.2.1. TX MAC Avalon ST Client Interface with Disabled Preamble Passthrough 7.2.2. TX MAC Avalon ST Client Interface with Enabled Preamble Passthrough 7.2.3. Using MAC Avalon ST skip_crc Signal to Control Source Address, PAD, and CRC Insertion 7.2.4. Using MAC Avalon ST i_tx_error Signal to Mark Packets Invalid
7.3. RX MAC Avalon ST Aligned Client Interface x
7.3.1. RX MAC Avalon ST Client Interface with Disabled Preamble Passthrough 7.3.2. RX MAC Avalon ST Client Interface with Enabled Passthrough and RX CRC Forwarding 7.3.3. RX MAC Adapter Limitations 7.3.4. RX MAC Avalon ST Client Interface Status
7.4. TX MAC Segmented Client Interface x
7.4.1. TX MAC Segmented Client Interface with Disabled Preamble Passthrough 7.4.2. TX MAC Segmented Client Interface with Enabled Preamble Passthrough 7.4.3. Using MAC Segmented skip_crc Signal to Control Source Address, PAD, and CRC Insertion 7.4.4. Using MAC Segmented i_tx_mac_error to Mark Packets Invalid
7.5. RX MAC Segmented Client Interface x
7.5.1. RX MAC Segmented Client Interface with Disabled Preamble Passthrough 7.5.2. RX MAC Segmented Client Interface with Enabled Passthrough and RX CRC Forwarding 7.5.3. RX MAC Segmented Client Interface Status and Errors
7.13. Reconfiguration Interfaces x
7.13.1. Ethernet Reconfiguration Interfaces 7.13.2. Transceiver Reconfiguration Interfaces
7.14. Precision Time Protocol Interface x
7.14.1. Time-of-Day Interface 7.14.2. TX 2-Step Timestamp Interface 7.14.3. TX 1-Step Timestamp Interface 7.14.4. RX Timestamp Interface 7.14.5. PTP Status Interface 7.14.6. PTP Tile Interface
7.14.3. TX 1-Step Timestamp Interface x
7.14.3.1. PTP Field Offset for 1-Step Operation
8. Configuration Registers x
8.1. Ethernet Avalon® Memory-Mapped Interface Address Space 8.2. Transceiver Avalon® Memory-Mapped Interface Address Space
8.1. Ethernet Avalon® Memory-Mapped Interface Address Space x
8.1.1. Ethernet Hard IP Core CSRs 8.1.2. FEC and Transceiver Control and Status Registers
9. Supported Modules and IPs x
9.1. F-Tile Auto-Negotiation and Link Training For Ethernet Intel® FPGA IP 9.2. PTP Tile Adapter
9.1. F-Tile Auto-Negotiation and Link Training For Ethernet Intel® FPGA IP x
9.1.1. Overview 9.1.2. Release Information 9.1.3. Functional Description 9.1.4. Parameters 9.1.5. Clocks and Resets 9.1.6. Registers
9.2. PTP Tile Adapter x
9.2.1. Overview 9.2.2. Clocks, Reset, and Interface Ports 9.2.3. PTP Asymmetry Delay Reconfiguration Interface 9.2.4. PTP Peer-to-Peer MeanPathDelay Reconfiguration Interface
10. Supported Tools x
10.1. F-Tile Channel Placement Tool 10.2. Ethernet Toolkit Overview
10.2. Ethernet Toolkit Overview x
10.2.1. Features
1. Overview
2. Getting Started
3. F-Tile Ethernet Intel® FPGA Hard IP Parameters
4. Functional Description
5. Clocks
6. Resets
7. Interface Overview
8. Configuration Registers
9. Supported Modules and IPs
10. Supported Tools
11. F-Tile Ethernet Intel® FPGA Hard IP User Guide Archives
12. Document Revision History for the F-Tile Ethernet Intel® FPGA Hard IP User Guide

1.2.4. Round-trip Latency

The following table includes the round-trip latency numbers for specific variants. The latency numbers for the F-Tile Ethernet Intel® FPGA Hard IP are obtained from the Intel® Quartus® Prime Pro Edition software version 22.1.

Table 8.  Round-trip Latency for Agilex™ 7 Devices
Client Interface Data Rate PMA Type Ethernet Mode FEC Mode Enable Asynchronous Adaptor Clocks Round Trip (TX+RX) of MAC+PHY
Hardware Measurement (PS) Simulation Number (PS)
MAC Segmented/

MAC Avalon ST

 10GE FGT 10GE-1 None Off 407118 377280
On 461731 452982
25GE FGT 25GE-1 IEEE 802.3 RS(528,514) (CL91) Off 494002 530974
IEEE 802.3 BASE-R Firecode (CL 74) Off 352504 349956
IEEE 802.3 RS(528,514) (CL91)) On 533721 530974
IEEE 802.3 BASE-R Firecode (CL 74) On 414565 402526
None Off 181217 217838
None On 233348 216991
40GE FGT 40GE-4 None Off 491520 469224
40GE-4 None On 491520 474275
50GE FGT 50GE-2 None Off 228383 225948
None On 243278 229309
IEEE 802.3 RS(528,514) (CL91) Off 372364 359896
IEEE 802.3 RS(528,514) (CL91) On 392223 383178
FHT 50GE-1 IEEE 802.3 RS(544,514) (CL134) Off 392734 380688
100GE FGT 100GE-4 None Off 285479 270596
FHT 100GE-4 None Off 297891 283032
FGT 100GE-4 None On 305338 291675
FHT 100GE-4 None On 317750 309593
FGT 100GE-4 IEEE 802.3 RS(528,514) (CL91) Off 347539 360849
FHT 100GE-4 IEEE 802.3 RS(528,514) (CL91) Off 357469 359900
FHT 100GE-4 IEEE 802.3 RS(528,514) (CL91) On 382293 367930
FGT 100GE-4 IEEE 802.3 RS(528,514) (CL91) On 367399 360849
FGT 100GE-2 IEEE 802.3 RS(544,514) (CL134) Off 356593 351812
FGT 100GE-2 Ethernet Technology Consortium RS(272, 258) Off 313224 301156
FHT 100GE-1 IEEE 802.3 RS(544,514) (CL134) Off 431942 448708
200GE FGT 200GE-4 IEEE 802.3 RS(544,514) (CL134) N/A 296358 291496
FGT 200GE-4 Ethernet Technology Consortium RS(272, 258) N/A 260216 252988
FHT 200GE-2 IEEE 802.3 RS(544,514) (CL134) N/A 310814 306000
400GE FGT 400GE-8 IEEE 802.3 RS(544,514) (CL134) N/A 272264 260184
FGT 400GE-8 Ethernet Technology Consortium RS(272, 258) N/A 248169 243376
FHT 400GE-4 IEEE 802.3 RS(544,514) (CL134) N/A 279492 272224
MII PCS Only 25GE FGT 25GE-1 IEEE 802.3 RS(544,514) (CL134) N/A 424056 399600
FHT 25GE-1 IEEE 802.3 RS(544,514) (CL134) N/A 433694 422088
50GE FGT 50GE-2 IEEE 802.3 RS(544,514) (CL134) N/A 274673 284280
10GE FGT 10GE-1 None N/A 302856 178748
100GE FGT 100GE-2 Ethernet Technology Consortium RS(272, 258) N/A 216847 183148
FHT 100GE-2 Ethernet Technology Consortium RS(272, 258) N/A 178296 233740
200GE FGT 200GE-4 Ethernet Technology Consortium RS(272, 258) N/A 171068 187920
400GE FGT 400GE-8 Ethernet Technology Consortium RS(272, 258) N/A 173477 212048
PCS66 OTN 25GE FGT 25GE-1 Ethernet Technology Consortium RS(272, 258) N/A 404635 397247
50GE FGT 50GE-2 IEEE 802.3 RS(544,514) (CL134) N/A 296357 274712
100GE FGT 100GE-4 IEEE 802.3 RS(528,514) (CL91) N/A 203558 206016
PCS66 FlexE 100GE FGT 100GE-4 IEEE 802.3 RS(528,514) (CL91) N/A 168804 210964
200GE FGT 200GE-4 IEEE 802.3 RS(544,514) (CL 134) N/A 214438 180671
400GE FHT 400GE-4 IEEE 802.3 RS(544,514) (CL 134) N/A 284311 209584
Level Two Title