



# Stratix<sup>®</sup> 10 General Purpose I/O User Guide

Updated for Quartus<sup>®</sup> Prime Design Suite: 24.3



683518 2024.10.07

**UG-S10GPIO** 



# Contents

1. Stratix <sup>®</sup> 10 I/O Overview	4
1.1. Stratix 10 I/O and Differential I/O Buffers	5
1.2. Stratix 10 I/O Migration Support	6
2. Stratix 10 I/O Architecture and Features	8
2.1. I/O Standards and Voltage Levels in Stratix 10 Devices	
2.1.1. Stratix 10 I/O Standards Support	
2.1.2. Stratix 10 I/O Standards Voltage Support	.11
2.2. I/O Element Structure in Stratix 10 Devices	
2.2.1. I/O Bank Architecture in Stratix 10 Devices	
2.2.2. I/O Buffer and Registers in Stratix 10 Devices	
2.3. Programmable IOE Features in Stratix 10 Devices	
2.3.1. Programmable Output Slew Rate Control	
2.3.2. Programmable IOE Delay	
2.3.3. Programmable Open-Drain Output 2.3.4. Programmable Bus Hold	
2.3.4. Programmable bus fiold	
2.3.6. Programmable Pre-Emphasis	19
2.3.7. Programmable Differential Output Voltage	
2.3.8. Programmable Current Strength	
2.4. On-Chip I/O Termination in Stratix 10 Devices	
2.4.1. R <sub>S</sub> OCT without Calibration in Stratix 10 Devices	23
2.4.2. R <sub>S</sub> OCT with Calibration in Stratix 10 Devices	
2.4.3. $R_T$ OCT with Calibration in Stratix 10 Devices	
2.4.4. Dynamic OCT	
2.4.5. Differential Input R <sub>D</sub> OCT	
2.4.6. OCT Calibration Block in Stratix 10 Devices	
2.5. External I/O Termination for Stratix 10 Devices 2.5.1. Single-Ended I/O Termination	
2.5.2. Differential I/O Termination for Stratix 10 Devices	
3. Stratix 10 I/O Design Considerations	
3.1. Guideline: V <sub>REF</sub> Sources and VREF Pins	
3.2. Guideline: Observe Device Absolute Maximum Rating for 3.0 V Interfacing	
3.3. Guideline: Voltage-Referenced and Non-Voltage Referenced I/O Standards	
3.4. Guideline: Do Not Drive I/O Pins During Power Sequencing	
3.5. Guideline: Stratix 10 I/O Buffer During Power Up, Configuration, and Power Down 3.6. Guideline: Maximum DC Current Restrictions	
3.7. Guideline: Use Only One Voltage for All 3 V I/O Banks	
3.8. Guideline: I/O Standards Limitation for Stratix 10 TX 400	
3.9. Guideline: I/O Standards Limitation for Stratix 10 GX 400 and SX 400	
4. Stratix 10 I/O Implementation Guides	
4. Stratix TO T/O Implementation Guides	
4.1. GPIO Intel FPGA IP 4.1.1. Release Information for GPIO Intel FPGA IP	
4.1.2. GPIO Intel FPGA IP Data Paths	
4.1.3. Register Packing	
4.2. Verifying Resource Utilization and Design Performance	





4.3. GPIO Intel FPGA IP Timing	52
4.3.1. Timing Components	
4.3.2. Delay Elements	
4.3.3. Timing Analysis	
4.3.4. Timing Closure Guidelines	58
4.4. GPIO Intel FPGA IP Design Examples	
4.4.1. GPIO Intel FPGA IP Synthesizable Quartus Prime Design Example	59
4.4.2. GPIO Intel FPGA IP Simulation Design Example	59
4.5. Verifying Pin Migration Compatibility	60
4.6. IP Migration to the GPIO IP Core	61
4.6.1. Migrating Your ALTDDIO_IN, ALTDDIO_OUT, ALTDDIO_BIDIR, and	
ALTIOBUF IP Cores	
4.6.2. Guideline: Swap datain_h and datain_l Ports in Migrated IP	61
5. GPIO Intel FPGA IP Reference	62
5.1. GPIO Intel FPGA IP Parameter Settings	62
5.2. GPIO Intel FPGA IP Interface Signals.	
5.2.1. Shared Signals	
5.2.2. Data Bit-Order for Data Interface	
5.2.3. Data Interface Signals and Corresponding Clocks	67
6. Document Revision History for the Stratix 10 General Purpose I/O User Guide	68





# 1. Stratix<sup>®</sup> 10 I/O Overview

The Stratix  $^{\rm (B)}$  10 general purpose I/O (GPIO) system consists of the I/O elements (IOE) and the GPIO Intel  $^{\rm (B)}$  FPGA IP.

- The IOEs contain bidirectional I/O buffers and I/O registers located in LVDS I/O banks.
- The GPIO IP core supports the GPIO components and features, including double data rate I/O (DDIO), delay chains, I/O buffers, control signals, and clocking.
- Two of the LVDS I/O banks are shared with the Secure Device Manager (SDM).
- For devices with Hard Processor System (HPS), three of the LVDS I/O banks are shared with the HPS SDRAM interface.
- The 3 V I/O banks do not feature I/O registers and DDIOs.
- The 3.3 V I/O bank is available in the HF35 package of the Stratix 10 GX 400 and SX 400 devices.

#### **Related Information**

- Secure Device Manager, Stratix 10 Configuration User Guide Provides more information about the Secure Device Manager.
- Restrictions on I/O Bank Usage for Stratix 10 EMIF IP with HPS, External Memory Interfaces Stratix 10 FPGA IP User Guide Provides more information about the shared LVDS I/O banks that are used by the HPS SDRAM interface.
- Hard Processor System I/O Pin Multiplexing, Stratix 10 Hard Processor System
   Technical Reference Manual
   Provides more information about the dedicated I/O pins in the HPS.
- SDM Pin Mapping, Stratix 10 Configuration User Guide Provides more information about pins in the SDM-shared LVDS I/O banks that are used by the SDM.
- Secure Device Manager (SDM) Pins, Stratix 10 Device Family Pin Connection Guidelines

Provides the descriptions and connection guidelines for the SDM pins.

- HyperFlex Core Architecture, Stratix 10 Device Overview Provides more information about Hyper-Registers and the HyperFlex core architecture. Hyper-Registers are additional registers available in every interconnect routing segment throughout the core fabric, including the routing segments connected to the I/O buffer inputs and outputs.
- Stratix 10 General Purpose I/O User Guide

Get the latest and previous versions of this user guide. If an IP or software version is not listed, the user guide for the previous IP or software version applies.

ISO 9001:2015 Registered

<sup>&</sup>lt;sup>©</sup> Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

<sup>\*</sup>Other names and brands may be claimed as the property of others.



# **1.1. Stratix 10 I/O and Differential I/O Buffers**

The general purpose I/Os (GPIOs) consist of the following I/O banks:

- LVDS I/O bank—supports differential and single-ended I/O standards up to 1.8 V. The LVDS I/O pins form pairs of true differential LVDS channels. Each pair supports a parallel input/output termination between the two pins. You can use each LVDS channel as transmitter only or receiver only. Each LVDS channel supports transmit SERDES and receive SERDES with DPA circuitry. For example, if you use 30 channels of the available 72 channels as transmitters, you can use the remaining 42 channels as receivers.
- 3 V I/O bank—supports single-ended LVCMOS and LVTTL I/O standards up to 3.0 V. In Stratix 10 devices, each 3 V I/O bank supports only two output enables (OE) for its eight single-ended I/Os. Single-ended I/Os within this I/O bank support all programmable I/O element (IOE) features except:
  - Programmable pre-emphasis
  - R<sub>D</sub> on-chip termination (OCT)
  - Calibrated R<sub>S</sub> and R<sub>T</sub> OCT
  - Internal V<sub>REF</sub> generation
  - Dynamic OCT
- 3.3 V I/O bank—supports single-ended LVCMOS and LVTTL I/O standards at 3.3 V and 3.0 V. This feature is available only in the HF35 package of the Stratix 10 GX 400 and SX 400 devices. The 3.3 V I/O buffer is unidirectional. You can configure the I/O pins in the bank in preset groups of eight pins—as all input pins or all output pins. The bank supports the following features:
  - As input—programmable pull up resistor
  - As output—programmable current strength
- Note: The 3 V I/O banks in Stratix 10 devices do not support the DDIO feature of the GPIO IP core. Bypass the DDIO if you use an I/O standard supported only by 3 V I/O banks, such as 3.0 V LVCMOS. To bypass the DDIO feature, set the **Register mode** of the GPIO IP core to **none**.
- *Note:* The 3 V I/O banks are located on the Stratix 10 transceiver tiles. These banks are available only on the L-Tile and H-Tile transceiver tiles.

#### **Related Information**

- Programmable IOE Features in Stratix 10 Devices on page 16
- Pin-Out Files for Stratix 10 Devices
   Provides the I/O counts and I/O bank locations for each Stratix 10 device and
   package.







# 1.2. Stratix 10 I/O Migration Support

- In the following figures, the arrows indicate the migration paths. The devices included in each migration path are shaded.
- If the line connects two different columns, you can migrate between different packages of the product lines. However, different ordering part number of the product lines may have different LE count, transceiver count, or HBM features.
- To achieve the full I/O migration across product lines in the same migration path, restrict I/Os and transceivers usage to match the product line with the lowest I/O and transceiver counts.

#### Figure 1. Migration Capability Across Stratix 10 GX and SX Product Lines—Preliminary

Dreduct Line	Package					
Product Line	HF35	NF43	UF50	HF55	NF74	
GX/SX 400	1					
GX/SX 650	•					
GX/SX 850		1				
GX/SX 1100						
GX 1660						
GX 2110						
GX/SX 1650			1			
GX/SX 2100						
GX/SX 2500				1		
GX/SX 2800		•	•	•		
GX 10M						

#### Figure 2. Migration Capability Across Stratix 10 TX Product Lines—Preliminary

Product Line	Package				
Product Line	HF35	NF43	SF50	UF50	YF55
TX 400					
TX 850		1	•		
TX 1100		•			
TX 1650					
TX 2100					
TX 2500					•
TX 2800				V	



#### Figure 3. Migration Capability Across Stratix 10 MX Product Lines—Preliminary

Droductling		Package	2
Product Line	NF53	UF53	UF55
MX 1650		-	1
MX 2100		•	•

#### Figure 4. Migration Capability Across Stratix 10 DX Product Lines—Preliminary

Product Line	Package		
Product Line	JF43	<b>TF53</b>	<b>TF55</b>
DX 1100			
DX 2100			
DX 2800			

*Note:* To verify the pin migration compatibility, use the **Pin Migration View** window in the Quartus<sup>®</sup> Prime software Pin Planner.





# 2. Stratix 10 I/O Architecture and Features

The I/O system of Stratix 10 devices supports various I/O standards. In Stratix 10 devices, the I/O pins are located in I/O banks. The I/O pins and I/O buffers have several programmable features.

The Stratix 10 I/Os support the following features:

- Single-ended, non-voltage-referenced, and voltage-referenced I/O standards
- Low-voltage differential signaling (LVDS), RSDS, mini-LVDS, HSTL, HSUL, SSTL, and POD I/O standards
- Serializer/deserializer (SERDES)
- Programmable output current strength
- Programmable slew rate
- Programmable bus-hold
- Programmable weak pull-up resistor
- Programmable pre-emphasis for DDR4 and the LVDS output buffer
- Programmable I/O delay
- Programmable differential output voltage (V<sub>OD</sub>)
- Programmable open-drain output
- On-chip series termination (R<sub>S</sub> OCT) with and without calibration
- On-chip parallel termination (R<sub>T</sub> OCT)
- On-chip differential termination (R<sub>D</sub> OCT)
- HSTL and SSTL input buffer with dynamic power down
- Dynamic on-chip parallel termination for all I/O banks
- Internally generated V<sub>REF</sub> with DDR4 calibration
- *Note:* The information in this chapter is applicable to all Stratix 10 variants, unless noted otherwise.

# 2.1. I/O Standards and Voltage Levels in Stratix 10 Devices

The Stratix 10 device family consists of FPGA and SoC devices. The Stratix 10 FPGA devices have only FPGA I/O buffers. The Stratix 10 SoC devices have FPGA I/O and HPS I/O buffers. The HPS I/O buffers in Stratix 10 SoC devices support different I/O standards than the FPGA I/O buffers.

<sup>&</sup>lt;sup>©</sup> Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





# 2.1.1. Stratix 10 I/O Standards Support

#### Table 1. Stratix 10 Devices I/O Standards Support for FPGA I/O

I/O Standard	I/O	I/O Buffer Type Support		Application	Standard
	LVDS I/O	3 V I/O <sup>(1)(2)</sup>	3.3 V I/O <sup>(3)</sup>		Support
3.3 V LVTTL/3.3 V LVCMOS	No	No	Yes	General purpose	JESD8-B
3.0 V LVTTL/3.0 V LVCMOS	No	Yes <sup>(4)</sup>	Yes	General purpose	JESD8-B
2.5 V LVCMOS	No	Yes <sup>(5)</sup>	No	General purpose	JESD8-5
1.8 V LVCMOS	Yes	Yes <sup>(5)</sup>	No	General purpose	JESD8-7
1.5 V LVCMOS	Yes	Yes <sup>(5)</sup>	No	General purpose	JESD8-11
1.2 V LVCMOS	Yes	Yes <sup>(5)</sup>	No	General purpose	JESD8-12
SSTL-18 Class I and Class II	Yes	No	No	Flash interface	JESD8-15
SSTL-15 Class I and Class II	Yes	No	No	DDR3	_
SSTL-15	Yes	No	No	DDR3	JESD79-3D
SSTL-135	Yes	No	No	DDR3L	_
SSTL-125 <sup>(6)</sup>	Yes	No	No	QDR-IV	_
SSTL-12	Yes	No	No	RLDRAM 3, QDR-IV	_
POD12	Yes	No	No	DDR4, QDR-IV	JESD8-24
1.8 V HSTL Class I and Class II	Yes	No	No	DDR II+, QDR II+, and RLDRAM 2	JESD8-6
1.5 V HSTL Class I and Class II	Yes	No	No	DDR II+, QDR II+, QDR II, and RLDRAM 2	JESD8-6
1.2 V HSTL Class I and Class II	Yes	No	No	QDR-IV, General purpose	JESD8-16A
HSUL-12	Yes	No	No	LPDDR2, LPDDR3	-
Differential SSTL-18 Class I and Class II	Yes	No	No	General purpose	JESD8-15
	·	•	•	·	continued

- <sup>(1)</sup> Available only on L-Tile and H-Tile transceiver tiles.
- <sup>(2)</sup> When a transceiver tile is powered down, the tile's 3 V I/O bank is not available.
- (3) Available only on I/O bank 3C of the HF35 package of the Stratix 10 GX 400 and SX 400 devices.
- <sup>(4)</sup> For the HF35 package of the Stratix 10 GX 400 and SX 400 devices, the Quartus Prime software automatically implements the 3 V I/O standard using I/O bank 3C. For H-Tile and L-Tile devices, you must set the USE\_AS\_3V\_GPIO Quartus Prime assignment to the pin.
- <sup>(5)</sup> You must set the USE\_AS\_3V\_GPIO Quartus Prime assignment to the pin.
- (6) Even though the Stratix 10 I/O buffers support various I/O standards for memory application, Altera validates and support only IPs for memory interfaces listed in the External Memory Interfaces Stratix 10 FPGA IP User Guide.





I/O Standard	I/0 I	I/O Buffer Type Support			Standard	
	LVDS I/O	3 V I/O <sup>(1)(2)</sup>	3.3 V I/O <sup>(3)</sup>		Support	
Differential SSTL-15 Class I and Class II	Yes	No	No	DDR3	-	
Differential SSTL-15	Yes	No	No	DDR3	JESD79-3D	
Differential SSTL-135	Yes	No	No	DDR3L	-	
Differential SSTL-125 <sup>(6)</sup>	Yes	No	No	General purpose	_	
Differential SSTL-12	Yes	No	No	RLDRAM 3	-	
Differential POD12	Yes	No	No	DDR4	JESD8-24	
Differential 1.8 V HSTL Class I and Class II	Yes	No	No	DDR II+, QDR II+, and RLDRAM 2	JESD8-6	
Differential 1.5 V HSTL Class I and Class II	Yes	No	No	DDR II+, QDR II+, QDR II, and RLDRAM 2	JESD8-6	
Differential 1.2 V HSTL Class I and Class II	Yes	No	No	General purpose	JESD8-16A	
Differential HSUL-12	Yes	No	No	LPDDR2, LPDDR3	_	
LVDS <sup>(7)</sup>	Yes	No	No	SGMII, SFI, SPI	ANSI/TIA/ EIA-644	
Mini-LVDS <sup>(7)</sup>	Yes	No	No	SGMII, SFI, SPI	_	
RSDS <sup>(7)</sup>	Yes	No	No	SGMII, SFI, SPI	-	
LVPECL	Yes	No	No	SGMII, SFI, SPI	_	

*Note:* To use the 1.2 V, 1.5 V, 1.8 V, 2.5, or 3.0 V I/O standards in the 3 V I/O bank, you must set the USE\_AS\_3V\_GPIO assignment to the I/O pin. In the Quartus Prime Settings File (.qsf), specify the following assignment: set\_instance\_assignment -name USE\_AS\_3V\_GPIO ON -to <your pin name>

#### Table 2. Stratix 10 SX Devices I/O Standards Support for HPS I/O

I/O Standard	Application	Standard Support
1.8 V LVCMOS	General purpose	JESD8-7

 $^{(7)}$  Supported only on dedicated clock pin in I/O banks 3A and 3D of the Stratix 10 TX 400, GX 400, and SX 400 devices.

<sup>&</sup>lt;sup>(1)</sup> Available only on L-Tile and H-Tile transceiver tiles.

 $<sup>^{(2)}\,</sup>$  When a transceiver tile is powered down, the tile's 3 V I/O bank is not available.

 $<sup>^{(3)}</sup>$  Available only on I/O bank 3C of the HF35 package of the Stratix 10 GX 400 and SX 400 devices.



# 2.1.2. Stratix 10 I/O Standards Voltage Support

Stratix 10 devices in all packages can interface with systems of different supply voltages.

- The I/O buffers are powered by  $V_{CC}$ ,  $V_{CCPT}$  and  $V_{CCIO}$ .
- Each I/O bank has its own  $V_{CCIO}$  supply and supports only one  $V_{CCIO}$  voltage.
- In all LVDS I/O banks, you can use any of the listed V<sub>CCIO</sub> voltages except 2.5 V, 3.0 V, and 3.3 V. However, LVDS I/O bank 3D of the HF35 package of the Stratix 10 GX 400 and SX 400 devices supports only 1.8 V V<sub>CCIO</sub>.
- The 2.5 V and 3.0 V  $V_{CCIO}$  voltages are supported only on the 3 V I/O banks.
- The 3.3 V V<sub>CCIO</sub> voltages are supported only on I/O bank 3C of the HF35 package of the Stratix 10 GX 400 and SX 400 devices. I/O bank 3C of these devices also supports 3.0 V.
- For the maximum and minimum input voltages allowed, refer to the device datasheet.

#### Table 3. Stratix 10 Devices I/O Standards Voltage Levels

This table lists the typical power supplies for each supported I/O standards in Stratix 10 devices.

I/O Standard	V <sub>CCI</sub>	0 <b>(V)</b>	V <sub>CCPT</sub> (V)	V <sub>REF</sub> (V)	V <sub>TT</sub> (V)
	Input <sup>(8)</sup>	Output	(Pre-Driver Voltage)	(Input Ref Voltage)	(Board Termination Voltage)
3.3 V LVTTL/3.3 V LVCMOS <sup>(9)</sup>	3.3	3.3	1.8	-	-
3.0 V LVTTL/3.0 V LVCMOS	3.0	3.0	1.8	-	-
2.5 V LVCMOS	3.0/2.5	2.5	1.8	-	-
1.8 V LVCMOS	1.8	1.8	1.8	-	-
1.5 V LVCMOS	1.5	1.5	1.8	-	-
1.2 V LVCMOS	1.2	1.2	1.8	-	-
SSTL-18 Class I and Class II	V <sub>CCPT</sub>	1.8	1.8	0.9	0.9
SSTL-15 Class I and Class II	V <sub>CCPT</sub>	1.5	1.8	0.75	0.75
SSTL-15	V <sub>CCPT</sub>	1.5	1.8	0.75	0.75
SSTL-135	V <sub>CCPT</sub>	1.35	1.8	0.675	0.675
SSTL-125	V <sub>CCPT</sub>	1.25	1.8	0.625	0.625
SSTL-12	V <sub>CCPT</sub>	1.2	1.8	0.6	0.6
POD12	V <sub>CCPT</sub>	1.2	1.8	0.84	1.2
1.8 V HSTL Class I and Class II	V <sub>CCPT</sub>	1.8	1.8	0.9	0.9
1.5 V HSTL Class I and Class II	V <sub>CCPT</sub>	1.5	1.8	0.75	0.75
					continued

 $<sup>^{(8)}</sup>$  Input for the SSTL, HSTL, Differential SSTL, Differential HSTL, POD, Differential POD, LVDS, RSDS, Mini-LVDS, LVPECL, HSUL, and Differential HSUL are powered by  $V_{\rm CCPT}$ 

<sup>(9)</sup> Available only on I/O bank 3C of the HF35 package of the Stratix 10 GX 400 and SX 400 devices.





	V <sub>CCI</sub>	o(V)	V <sub>CCPT</sub> (V)	V <sub>REF</sub> (V)	V <sub>TT</sub> (V)
I/O Standard	Input <sup>(8)</sup>	Output	(Pre-Driver Voltage)	(Input Ref Voltage)	(Board Termination Voltage)
1.2 V HSTL Class I and Class II	V <sub>CCPT</sub>	1.2	1.8	0.6	0.6
HSUL-12	V <sub>CCPT</sub>	1.2	1.8	0.6	-
Differential SSTL-18 Class I and Class II	V <sub>CCPT</sub>	1.8	1.8	_	0.9
Differential SSTL-15 Class I and Class II	V <sub>CCPT</sub>	1.5	1.8	_	0.75
Differential SSTL-15	V <sub>CCPT</sub>	1.5	1.8	_	0.75
Differential SSTL-135	V <sub>CCPT</sub>	1.35	1.8	-	0.675
Differential SSTL-125	V <sub>CCPT</sub>	1.25	1.8	-	0.625
Differential SSTL-12	V <sub>CCPT</sub>	1.2	1.8	—	0.6
Differential POD12	V <sub>CCPT</sub>	1.2	1.8	-	1.2
Differential 1.8 V HSTL Class I and Class II	V <sub>CCPT</sub>	1.8	1.8	_	0.9
Differential 1.5 V HSTL Class I and Class II	V <sub>CCPT</sub>	1.5	1.8	_	0.75
Differential 1.2 V HSTL Class I and Class II	V <sub>CCPT</sub>	1.2	1.8	_	0.6
Differential HSUL-12	V <sub>CCPT</sub>	1.2	1.8	-	-
LVDS <sup>(10)</sup>	V <sub>CCPT</sub>	1.8	1.8	-	-
Mini-LVDS <sup>(10)</sup>	V <sub>CCPT</sub>	1.8	1.8	_	-
RSDS <sup>(10)</sup>	V <sub>CCPT</sub>	1.8	1.8	_	-
LVPECL (Differential clock input only)	V <sub>CCPT</sub>	-	1.8	-	-

#### **Related Information**

- I/O Standard Specifications, Stratix 10 Device Datasheet
- Guideline: Stratix 10 I/O Buffer During Power Up, Configuration, and Power Down on page 43
- Absolute Maximum Ratings, Stratix 10 Device Datasheet

 $<sup>^{(8)}</sup>$  Input for the SSTL, HSTL, Differential SSTL, Differential HSTL, POD, Differential POD, LVDS, RSDS, Mini-LVDS, LVPECL, HSUL, and Differential HSUL are powered by  $V_{\rm CCPT}$ 

 $<sup>^{(10)}</sup>$  Supported only on dedicated clock pin in I/O banks 3A and 3D of the Stratix 10 TX 400, GX 400, and SX 400 devices.



# **2.2. I/O Element Structure in Stratix 10 Devices**

The I/O elements (IOEs) in Stratix 10 devices contain a bidirectional I/O buffer and I/O registers to support a complete embedded bidirectional single data rate (SDR) or double data rate (DDR) transfer.

The IOEs are located in I/O columns within the core fabric of the Stratix 10 device.

Stratix 10 SX devices also have IOEs for the HPS.

The GPIO IOE register consists of the DDR register, the half rate register, and the transmitter delay chains for input, output, and output enable (OE) paths:

- You can take data from the combinatorial path or the registered path.
- Only the core clock clocks the data.
- The half rate clock routed from the core clocks the half rate register.
- The full rate clock from the core clocks the full rate register.

# 2.2.1. I/O Bank Architecture in Stratix 10 Devices

In each LVDS I/O bank, there are four I/O lanes with 12 I/O pins in each lane. Other than the I/O lanes, each I/O bank also contains dedicated circuitries including the I/O PLL, DPA block, SERDES, hard memory controller, and I/O sequencer.

However, the DPA block and SERDES are not available in the following I/O banks in package HF35 of the following devices:

- Stratix 10 GX 400 and SX 400 devices—I/O banks 3A, 3C, and 3D
- Stratix 10 TX 400 devices—I/O banks 3A and 3D


In each 3 V or 3.3 V I/O bank, there are eight single-ended I/O buffers. The 3.3 V I/O bank in package HF35 of the Stratix 10 GX 400 and SX 400 devices supports only unidirectional single-ended 3.3 V or 3.0 V I/O buffers. In the 3.3 V I/O bank, the pins form eight-pin groups. You can configure all eight pins in a group together as all input only or all output only. To identify the pin groups, refer to the **Optional Function(s)** column in device pin out files.





#### Figure 5. I/O Bank Structure

This figure shows an example of I/O banks in one Stratix 10 device. The I/O banks availability and locations vary among Stratix 10 devices.



#### **Related Information**

- Secure Device Manager, Stratix 10 Configuration User Guide Provides more information about the Secure Device Manager.
- Restrictions on I/O Bank Usage for Stratix 10 EMIF IP with HPS, External Memory Interfaces Stratix 10 FPGA IP User Guide Provides more information about the shared LVDS I/O banks that are used by the HPS SDRAM interface.
- Pin-Out Files for Stratix 10 Devices





# 2.2.2. I/O Buffer and Registers in Stratix 10 Devices

I/O registers are composed of the input path for handling data from the pin to the core, the output path for handling data from the core to the pin, and the output enable (OE) path for handling the OE signal to the output buffer. These registers allow faster source-synchronous register-to-register transfers and resynchronization. Use the GPIO Intel FPGA IP to utilize these registers to implement DDR circuitry.

The input and output paths contain the following blocks:


- Input registers—support half or full rate data transfer from peripheral to core, and support double or single data rate data capture from I/O buffer.
- Output registers—support half or full rate data transfer from core to peripheral, and support double or single data rate data transfer to I/O buffer.
- OE registers—support half or full rate data transfer from core to peripheral, and support single data rate data transfer to I/O buffer.

The input and output paths also support the following features:

- Clock enable.
- Asynchronous or synchronous reset.
- Bypass mode for input and output paths.
- Delays chains on input and output paths.

#### Figure 6. IOE Structure for Stratix 10 Devices

This figure shows the Stratix 10 FPGA IOE structure.



*Note:* The GPIOs in the 3 V I/O banks do not have I/O registers.







# **2.3. Programmable IOE Features in Stratix 10 Devices**

#### Table 4. Stratix 10 Programmable IOE Features Settings and Assignment Name

Feature	Setting	Condition	Quartus Prime Assignment Name
Slew Rate Control	0 (Slow), 1 (Fast). Default is 1.	Disabled if you use the R <sub>S</sub> OCT feature.	SLEW_RATE
I/O Delay	Refer to the device datasheet	_	INPUT_DELAY_CHAIN OUTPUT_DELAY_CHAIN
Open-Drain Output	On, Off. Default is Off	_	AUTO_OPEN_DRAIN_PINS
Bus-Hold	On, Off. Default is Off.	Disabled if you use the weak pull-up resistor feature.	ENABLE_BUS_HOLD_CIRCUI TRY
Weak Pull-up Resistor	On, Off. Default is Off.	Disabled if you use the bus- hold feature.	WEAK_PULL_UP_RESISTOR
Pre-Emphasis	0 (disabled), 1 (enabled). Default is 1.	_	PROGRAMMABLE_PREEMPHAS IS
Differential Output Voltage	0 (low), 1 (medium low), 2 (medium high), 3 (high). Default is 2.	_	PROGRAMMABLE_VOD

# Table 5.Stratix 10 Programmable IOE Features I/O Buffer Types and I/O Standards<br/>Support

This table lists the I/O buffer types and I/O standards that support the programmable IOE features. For information about which I/O standards are available for each I/O buffer type, refer to the related information.

Feature	I/O E	Buffer Type Su	ipport	I/O Standards Support
	LVDS I/O	3 V I/O	HPS I/O (SoC Devices Only)	
Slew Rate Control <sup>(11)</sup>	Yes	Yes	Yes	• 3.0 V/3.3 V LVTTL
I/O Delay	Yes	Yes	_	<ul> <li>1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.0 V/3.3 V LVCMOS</li> <li>SSTL-18, SSTL-15, SSTL-135, SSTL-125, and SSTL-12</li> <li>1.2 V, 1.5 V, and 1.8 V HSTL</li> <li>HSUL-12</li> <li>POD12</li> <li>Differential SSTL-18, Differential SSTL-15, Differential SSTL-135, Differential SSTL-125, and Differential SSTL-12</li> <li>Differential 1.2 V, 1.5 V, and 1.8 V HSTL</li> <li>Differential HSUL-12</li> </ul>
Open-Drain Output <sup>(11)</sup>	Yes	Yes	Yes	• 3.0 V LVTTL
Bus-Hold <sup>(11)</sup>	Yes	Yes	-	<ul> <li>1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.0 V LVCMOS</li> </ul>
			•	continued

 $<sup>^{(11)}</sup>$  Not available for the 3.3 V I/O bank (bank 3C) of the HF35 package of the Stratix 10 GX 400 and SX 400 devices.



Feature	I/O Buffer Type Support		pport	I/O Standards Support
	LVDS I/O	3 V I/O	HPS I/O (SoC Devices Only)	
Weak Pull-up Resistor <sup>(11)</sup>	Yes	Yes	Yes	
Pre-Emphasis	Yes	_	_	<ul> <li>LVDS</li> <li>RSDS</li> <li>Mini-LVDS</li> <li>LVPECL</li> <li>With OCT fast slew rate mode: <ul> <li>POD12 and Differential POD12</li> <li>SSTL-12 and Differential SSTL-12</li> </ul> </li> </ul>
Differential Output Voltage	Yes		_	<ul> <li>LVDS</li> <li>RSDS</li> <li>Mini-LVDS</li> <li>LVPECL</li> </ul>

#### **Related Information**

- Stratix 10 Device Datasheet
- Stratix 10 I/O Standards Support on page 9
   Lists the I/O standards supported by the LVDS I/O, 3 V I/O, and HPS I/O buffers.
- Pin-Out Files for Stratix 10 Devices

# 2.3.1. Programmable Output Slew Rate Control

You can specify the slew rate on a pin-by-pin basis because each I/O pin contains a slew rate control. The slew rate control affects both the rising and falling edges.

You can select between two slew rate settings, 1 and 0:

- Fast slew rate (1)—provides high-speed transitions for high-performance systems. This is the default setting. If you enable on-chip termination (OCT), this setting is always used.
- Slow slew rate (0)—reduces system noise and crosstalk but adds a nominal delay to the rising and falling edges.
- *Note:* Altera recommends that you perform IBIS or SPICE simulations to determine the best slew rate setting for your specific application.

#### 2.3.2. Programmable IOE Delay

You can activate the programmable IOE delays to ensure zero hold time, minimize setup time, or increase clock-to-output time. This feature helps read and write timing margins because it minimizes the uncertainties between signals in the bus.

To ensure that the signals within a bus have the same delay going into or out of the device, each pin can have different delay values:

- Delay from input pin to input register
- Delay from output pin to output register



For more information about the programmable IOE delay specifications, refer to the device datasheet.

#### **Related Information**

Programmable IOE Delay, Stratix 10 Device Datasheet

# 2.3.3. Programmable Open-Drain Output

The programmable open-drain output provides a high-impedance state on output when logic to the output buffer is high. If logic to the output buffer is low, output is low.

You can attach several open-drain outputs to a wire. This connection type is like a logical OR function and is commonly called an active-low wired-OR circuit. If at least one of the outputs is in logic 0 state (active), the circuit sinks the current and brings the line to low voltage.

You can use open-drain output if you are connecting multiple devices to a bus. For example, you can use the open-drain output for system-level control signals that can be asserted by any device or as an interrupt.

You can enable the open-drain output assignment using one of these methods:

- Design the tristate buffer using OPNDRN primitive.
- Turn on the Auto Open-Drain Pins option in the Quartus Prime software.

You can design open-drain output without enabling the option assignment. However, your design will not use the I/O buffer's open-drain output feature. The open-drain output feature of the I/O buffer provides you the best propagation delay from OE to output.

*Note:* Do not pull the output voltage higher than the Vi (DC) level. Altera recommends that you perform HSPICE simulation to verify the output voltage in your selected topology. You must ensure the output voltage meets the  $V_{IH}$  and  $V_{IL}$  requirements of the receiving device.

#### **Related Information**

Plan Stage Reports, Quartus Prime Pro Edition User Guide: Design Compilation Provides more information about the Fitter Plan Stage report that you can use to check the I/O pins settings.

#### 2.3.4. Programmable Bus Hold

Each I/O pin provides an optional bus-hold feature that is active only after configuration. When the device enters user mode, the bus-hold circuit captures the value that is present on the pin by the end of the configuration.

The bus-hold circuitry uses a resistor with a nominal resistance ( $R_{BH}$ ), approximately 7 k $\Omega$ , to weakly pull the signal level to the last-driven state of the pin. The bus-hold circuitry holds this pin state until the next input signal is present. Because of this, you do not require an external pull-up or pull-down resistor to hold a signal level when the bus is tri-stated.





For each I/O pin, you can individually specify that the bus-hold circuitry pulls nondriven pins away from the input threshold voltage—where noise can cause unintended high-frequency switching. To prevent over-driving signals, the bus-hold circuitry drives the voltage level of the I/O pin lower than the  $V_{CCIO}$  level.

If you enable the bus-hold feature, you cannot use the programmable pull-up option. To configure the I/O pin for differential signals, disable the bus-hold feature.

#### 2.3.5. Programmable Pull-Up Resistor

Each I/O pin provides an optional programmable pull-up resistor during user mode. The pull-up resistor weakly holds the I/O to the  $V_{\rm CCIO}$  level.

The Stratix 10 device supports programmable weak pull-up resistors only on user I/O pins but not on dedicated configuration pins, dedicated clock pins, or JTAG pins.

If you enable the weak pull-up resistor, you cannot use the bus-hold feature.

#### **Related Information**

Configuration Flow Diagram, Stratix 10 Configuration User Guide Provides more information about weak pull-up during configuration.


#### 2.3.6. Programmable Pre-Emphasis

The V<sub>OD</sub> setting and the output impedance of the driver set the output current limit of a high-speed transmission signal. At a high frequency, the slew rate may not be fast enough to reach the full V<sub>OD</sub> level before the next edge, producing pattern-dependent jitter. With pre-emphasis, the output current is boosted momentarily during switching to increase the output slew rate.

Pre-emphasis increases the amplitude of the high-frequency component of the output signal, and thus helps to compensate for the frequency-dependent attenuation along the transmission line. The overshoot introduced by the extra current happens only during a change of state switching to increase the output slew rate and does not ring, unlike the overshoot caused by signal reflection. The amount of pre-emphasis required depends on the attenuation of the high-frequency component along the transmission line.

#### Figure 7. Programmable Pre-Emphasis

This figure shows the LVDS output with pre-emphasis.





#### Table 6. Quartus Prime Software Assignment Editor—Programmable Pre-Emphasis

This table lists the assignment name for programmable pre-emphasis and its possible values in the Quartus Prime software Assignment Editor.


Field	Assignment	
То	tx_out	
Assignment name	Programmable Pre-emphasis	
Allowed values	0 (disabled), 1 (enabled). Default is 1.	

# 2.3.7. Programmable Differential Output Voltage

The programmable V<sub>OD</sub> settings allow you to adjust the output eye opening to optimize the trace length and power consumption. A higher V<sub>OD</sub> swing improves voltage margins at the receiver end, and a smaller V<sub>OD</sub> swing reduces power consumption. You can statically adjust the V<sub>OD</sub> of the differential signal by changing the V<sub>OD</sub> settings in the Quartus Prime software Assignment Editor.

#### Figure 8. Differential V<sub>OD</sub>

This figure shows the  $V_{OD}$  of the differential LVDS output.



#### Table 7. Quartus Prime Software Assignment Editor—Programmable V<sub>OD</sub>

This table lists the assignment name for programmable  $V_{\text{OD}}$  and its possible values in the Quartus Prime software Assignment Editor.

Field	Assignment	
То	tx_out	
Assignment name	Programmable Differential Output Voltage ( $V_{OD}$ )	
Allowed values	0 (low), 1 (medium low), 2 (medium high), 3 (high). Default is 2.	

# 2.3.8. Programmable Current Strength

You can use the programmable current strength to mitigate the effects of high signal attenuation that is caused by a long transmission line or a legacy backplane.





# *Note:* To use programmable current strength, you must specify the current strength assignment in the Quartus Prime software. Without explicit assignments, the Quartus Prime software uses these predefined default values:

- All HSTL and SSTL Class I, and all non-voltage-referenced I/O standards—50  $\Omega$   $R_{\text{S}}$  OCT without calibration
- All HSTL and SSTL Class II I/O standards—25  $\Omega$  R\_S OCT without calibration
- POD12 I/O standard—34  $\Omega$   $R_S$  OCT without calibration

#### Table 8. Programmable Current Strength Settings for Stratix 10 Devices

The output buffer for each Stratix 10 device I/O pin has a programmable current strength control for the I/O standards listed in this table.

I/O Standard		I <sub>OH</sub> / I <sub>OL</sub> Current Strength			
	Si	Supported in FPGA		Supported in (SoC Devices	
	Av	vailable	Default	Available	Default
3.3 V LVTTL <sup>(12)</sup>	1	.2, 8, 4	12	_	-
3.3 V LVCMOS <sup>(12)</sup>	1	.2, 8, 4	12	_	-
3.0 V LVTTL	3.3 V I/O bank <sup>(12)</sup>	12, 8, 4	12	_	-
	3 V I/O bank <sup>(13)</sup>	24, 20, 16, 12, 8, 4			
3.0 V LVCMOS	3.3 V I/O bank <sup>(12)</sup>	12, 8, 4	12	_	-
	3 V I/O bank <sup>(13)</sup>	24, 20, 16, 12, 8, 4			
2.5 V LVCMOS	16,	, 12, 8, 4	12	_	-
1.8 V LVCMOS	16, 12,	16, 12, 10, 8, 6, 4, 2		12, 10, 8	12
1.5 V LVCMOS	12, 1	12, 10, 8, 6, 4, 2		_	-
1.2 V LVCMOS	8,	, 6, 4, 2	8	_	-
SSTL-18 Class I		8, 6, 4		_	-
SSTL-18 Class II		8	8	_	-
SSTL-15 Class I		8, 6, 4	8	_	-
SSTL-15 Class II		8		_	-
SSTL-135		8, 6, 4		_	-
SSTL-125		8, 6, 4		_	-
SSTL-12		8, 6, 4		_	-
POD12		8, 6, 4		_	-
					continued

<sup>(12)</sup> Available only on I/O bank 3C of the HF35 package of the Stratix 10 GX 400 and SX 400 devices. The current strength setting control is per eight-pin groups basis. To identify the pin groups, refer to the **Optional Function(s)** column in device pin out files. For example, the group name is IO33\_LS[<group index>]\_[<pin index>].

<sup>&</sup>lt;sup>(13)</sup> Programmable slew rate control is applicable only for current strength settings of 16 mA and above.





I/O Standard	I <sub>OH</sub> / I <sub>OL</sub> Current Strength Setting (mA)				
	Supported in FPGA		Supported in HPS (SoC Devices Only)		
	Available	Default	Available	Default	
1.8 V HSTL Class I	12, 10, 8, 6, 4	8	_	-	
1.8 V HSTL Class II	14	14	_	-	
1.5 V HSTL Class I	12, 10, 8, 6, 4	8	_	-	
1.5 V HSTL Class II	14	14	_	-	
1.2 V HSTL Class I	8, 6, 4	8	_	-	
Differential SSTL-18 Class I	8, 6, 4	8	_	-	
Differential SSTL-18 Class II	8	8	_	-	
Differential SSTL-15 Class I	8, 6, 4	8	_	-	
Differential SSTL-15 Class II	8	8	_	-	
Differential SSTL-135	12, 10, 8, 6, 4	8	_	-	
Differential SSTL-125	12, 10, 8, 6, 4	8	_	-	
Differential SSTL-12 Class I	12, 10, 8, 6, 4	8	_	-	
Differential POD12	8, 6, 4	8	_	-	
Differential 1.8 V HSTL Class I	12, 10, 8, 6, 4	8	_	-	
Differential 1.8 V HSTL Class II	14	14	_	-	
Differential 1.5 V HSTL Class I	12, 10, 8, 6, 4	8	_	-	
Differential 1.5 V HSTL Class II	14	14	_	-	
Differential 1.2 V HSTL Class I	8, 6, 4	8	_	-	

Note:

Altera recommends that you perform IBIS or SPICE simulations to determine the best current strength setting for your specific application.

#### **Related Information**

Pin-Out Files for Stratix 10 Devices

# 2.4. On-Chip I/O Termination in Stratix 10 Devices

Serial ( $R_S$ ) and parallel ( $R_T$ ) OCT provides I/O impedance matching and termination capabilities. OCT maintains signal quality, saves board space, and reduces external component costs.

The Stratix 10 devices support OCT in all FPGA I/O banks with the following exceptions:






- The 3 V I/Os support only OCT without calibration.
- The 3.3 V I/Os do not support OCT.

#### Figure 9. Single-ended Termination (R<sub>S</sub> and R<sub>T</sub>)

This figure shows the single-ended termination schemes supported in Stratix 10 devices.  $R_{T1}$  and  $R_{T2}$  are dynamic parallel terminations and are enabled only if the device is receiving. In bidirectional applications,  $R_{T1}$  and  $R_{T2}$  are automatically switched on when the device is receiving and switched off when the device is driving.



#### Table 9. OCT Schemes Supported in Stratix 10 Devices

Direction	OCT Schemes	I/O Type Support		
		LVDS I/O	3 V I/O	3.3 V I/O
Output	R <sub>S</sub> OCT with calibration	Yes	_	_
	R <sub>S</sub> OCT without calibration	Yes	Yes	_
Input	R <sub>T</sub> OCT with calibration	Yes	_	_
	R <sub>D</sub> OCT (LVDS I/O standard only)	Yes	_	_
Bidirectional	Dynamic $R_S$ and $R_T$ OCT	Yes	_	_

# 2.4.1. R<sub>S</sub> OCT without Calibration in Stratix 10 Devices

Stratix 10 devices support  $R_S$  OCT for single-ended and voltage-referenced I/O standards.  $R_S$  OCT without calibration is supported on output only.

#### Table 10. Selectable I/O Standards for R<sub>S</sub> OCT Without Calibration

This table lists the output termination settings for uncalibrated OCT on different I/O standards.

I/O Standard	Uncalibrated OCT (Output)	
	R <sub>S</sub> (Ω)	
3.0 V LVTTL/3.0 V LVCMOS	25, 50	
2.5 V LVCMOS	25, 50	
1.8 V LVCMOS	25, 50	
1.5 V LVCMOS	25, 50	
1.2 V LVCMOS	25, 50	
	continued	





I/O Standard	Uncalibrated OCT (Output)	
	R <sub>S</sub> (Ω)	
SSTL-18 Class I	50	
SSTL-18 Class II	25	
SSTL-15 Class I	50	
SSTL-15 Class II	25	
SSTL-15	34, 40	
SSTL-135	34, 40	
SSTL-125	34, 40	
SSTL-12	34, 40, 60, 120, 240	
POD12	34, 40, 48, 60	
1.8 V HSTL Class I	50	
1.8 V HSTL Class II	25	
1.5 V HSTL Class I	50	
1.5 V HSTL Class II	25	
1.2 V HSTL Class I	50	
1.2 V HSTL Class II	25	
HSUL-12	34, 40, 48, 60, 80	
Differential SSTL-18 Class I	50	
Differential SSTL-18 Class II	25	
Differential SSTL-15 Class I	50	
Differential SSTL-15 Class II	25	
Differential SSTL-15	34, 40	
Differential SSTL-15 Class I	50	
Differential SSTL-15 Class II	25	
Differential SSTL-135	34, 40	
Differential SSTL-125	34, 40	
Differential SSTL-12	34, 40, 60, 120, 240	
Differential POD12	34, 40, 48, 60	
Differential 1.8 V HSTL Class I	50	
Differential 1.8 V HSTL Class II	25	
Differential 1.5 V HSTL Class I	50	
Differential 1.5 V HSTL Class II	25	
Differential 1.2 V HSTL Class I	50	
Differential 1.2 V HSTL Class II	25	
Differential HSUL-12	34, 40, 48, 60, 80	




Driver-impedance matching provides the I/O driver with controlled output impedance that closely matches the impedance of the transmission line. As a result, you can significantly reduce signal reflections on PCB traces.

If you use impedance matching, you cannot specify the current strength.

#### Figure 10. R<sub>S</sub> OCT Without Calibration

This figure shows the  ${\sf R}_{\sf S}$  as the intrinsic impedance of the output transistors.



# 2.4.2. R<sub>S</sub> OCT with Calibration in Stratix 10 Devices

The Stratix 10 devices support  $R_S$  OCT with calibration in all LVDS I/O banks.

#### Table 11.Selectable I/O Standards for R<sub>S</sub> OCT With Calibration

This table lists the output termination settings for calibrated OCT on different I/O standards.

I/O Standard	Calibrated OCT	(Output)
	R <sub>S</sub> (Ω)	RZQ <b>(Ω)</b>
1.8 V LVCMOS	25, 50	100
1.5 V LVCMOS	25, 50	100
1.2 V LVCMOS	25, 50	100
SSTL-18 Class I	50	100
SSTL-18 Class II	25	100
SSTL-15 Class I	50	100
SSTL-15 Class II	25	100
SSTL-15	34, 40	240
SSTL-135	34, 40	240
SSTL-125	34, 40	240
SSTL-12	34, 40, 60, 120, 240	240
POD12	34, 40, 48, 60	240
1.8 V HSTL Class I	50	100
	· · · · · ·	continued





I/O Standard	Calibrated OCT	Calibrated OCT (Output)		
	R <sub>S</sub> (Ω)	RZQ <b>(Ω)</b>		
1.8 V HSTL Class II	25	100		
1.5 V HSTL Class I	50	100		
1.5 V HSTL Class II	25	100		
1.2 V HSTL Class I	50	100		
1.2 V HSTL Class II	25	100		
HSUL-12	34, 40, 48, 60, 80	240		
Differential SSTL-18 Class I	50	100		
Differential SSTL-18 Class II	25	100		
Differential SSTL-15 Class I	50	100		
Differential SSTL-15 Class II	25	100		
Differential SSTL-15	34, 40	240		
Differential SSTL-135	34, 40	240		
Differential SSTL-15 Class I	50	100		
Differential SSTL-15 Class II	25	100		
Differential SSTL-125	34, 40	240		
Differential SSTL-12	34, 40, 60, 120, 240	240		
Differential POD12	34, 40, 48, 60	240		
Differential 1.8 V HSTL Class I	50	100		
Differential 1.8 V HSTL Class II	25	100		
Differential 1.5 V HSTL Class I	50	100		
Differential 1.5 V HSTL Class II	25	100		
Differential 1.2 V HSTL Class I	50	100		
Differential 1.2 V HSTL Class II	25	100		
Differential HSUL-12	34, 40, 48, 60, 80	240		

The  $R_S$  OCT calibration circuit compares the total impedance of the I/O buffer to the external reference resistor connected to the RZQ pin and dynamically enables or disables the transistors until they match.


Calibration occurs at the end of device configuration. When the calibration circuit finds the correct impedance, the circuit powers down and stops changing the characteristics of the drivers.





#### Figure 11. R<sub>S</sub> OCT with Calibration

This figure shows the  $R_S$  as the intrinsic impedance of the output transistors.



# 2.4.3. R<sub>T</sub> OCT with Calibration in Stratix 10 Devices

The Stratix 10 devices support R<sub>T</sub> OCT with calibration in all LVDS I/O banks but not in the 3 V I/O banks. R<sub>T</sub> OCT with calibration is available only for configuration of input and bidirectional pins. Output pin configurations do not support R<sub>T</sub> OCT with calibration. If you use R<sub>T</sub> OCT, the V<sub>CCIO</sub> of the bank must match the I/O standard of the pin where you enable the R<sub>T</sub> OCT.

#### Table 12. Selectable I/O Standards for R<sub>T</sub>OCT With Calibration

This table lists the input termination settings for calibrated OCT on different I/O standards.

I/O Standard	Calibrated OCT (Input)	
	R <sub>T</sub> (Ω)	RZQ (Ω)
SSTL-18 Class I	50	100
SSTL-18 Class II	50	100
SSTL-15 Class I	50	100
SSTL-15 Class II	50	100
SSTL-15	48, 60,120	240
SSTL-135	48, 60, 120	240
SSTL-125	48, 60, 120	240
SSTL-12	60, 120	240
POD12	34, 40, 48, 60, 80, 120, 240	240
1.8 V HSTL Class I	50	100
1.8 V HSTL Class II	50	100
1.5 V HSTL Class I	50	100
1.5 V HSTL Class II	50	100
1.2 V HSTL Class I	50	100
1.2 V HSTL Class II	50	100
		continued






I/O Standard	Calibrated OCT (Input)	
	R <sub>T</sub> (Ω)	RZQ (Ω)
Differential SSTL-18 Class I	50	100
Differential SSTL-18 Class II	50	100
Differential SSTL-15 Class I	50	100
Differential SSTL-15 Class II	50	100
Differential SSTL-15	48, 60,120	240
Differential SSTL-135	48, 60, 120	240
Differential SSTL-125	48, 60, 120	240
Differential SSTL-12	60, 120	240
Differential POD12	34, 40, 48, 60, 80, 120, 240	240
Differential 1.8 V HSTL Class I	50	100
Differential 1.8 V HSTL Class II	50	100
Differential 1.5 V HSTL Class I	50	100
Differential 1.5 V HSTL Class II	50	100
Differential 1.2 V HSTL Class I	50	100
Differential 1.2 V HSTL Class II	50	100

The  $R_T$  OCT calibration circuit compares the total impedance of the I/O buffer to the external resistor connected to the RZQ pin. The circuit dynamically enables or disables the transistors until the total impedance of the I/O buffer matches the external resistor.

Calibration occurs at the end of the device configuration. When the calibration circuit finds the correct impedance, the circuit powers down and stops changing the characteristics of the drivers.

#### Figure 12. R<sub>T</sub> OCT with Calibration







# 2.4.4. Dynamic OCT

Dynamic OCT is useful for terminating a high-performance bidirectional path by optimizing the signal integrity depending on the direction of the data. Dynamic OCT also helps save power because device termination is internal. Internal termination switches on only during input operation and thus draws less static power.


*Note:* If you use the SSTL-15, SSTL-135, and SSTL-125 I/O standards with the DDR3 memory interface, Altera recommends that you use OCT with these I/O standards to save board space and cost. OCT reduces the number of external termination resistors used.


#### Table 13.Dynamic OCT Based on Bidirectional I/O

Dynamic  $R_{T} \; \text{OCT}$  or  $R_{S} \; \text{OCT}$  is enabled or disabled based on whether the bidirectional I/O acts as a receiver or driver.

Dynamic OCT	Bidirectional I/O	State
Dynamic R <sub>T</sub> OCT	Acts as a receiver Enabled	
	Acts as a driver	Disabled
Dynamic R <sub>S</sub> OCT	Acts as a receiver	Disabled
	Acts as a driver	Enabled

#### Figure 13. Dynamic R<sub>T</sub> OCT in Stratix 10 Devices







#### **Related Information**

PHY Lite for Parallel Interfaces Intel FPGA IP User Guide


Provides more information for applications that require dynamic OCT for bidirectional pins.

# 2.4.5. Differential Input R<sub>D</sub> OCT

All I/O pins and dedicated clock input pins in Stratix 10 devices support on-chip differential termination,  $R_D$  OCT. The Stratix 10 devices provide a 100  $\Omega$ , on-chip differential termination option on each differential receiver channel for LVDS standards.

You can enable on-chip termination in the Quartus Prime software Assignment Editor.

#### Figure 14. On-Chip Differential I/O Termination



#### Table 14. Quartus Prime Software Assignment Editor—On-Chip Differential Termination

This table lists the assignment name for on-chip differential termination in the Quartus Prime software Assignment Editor.

Field	Assignment
То	rx_in
Assignment name	Input Termination
Value	Differential

# 2.4.6. OCT Calibration Block in Stratix 10 Devices

You can calibrate the OCT using the OCT calibration block available in each I/O bank.

You can use  $R_S$  and  $R_T$  OCT in the same I/O bank for different I/O standards if the I/O standards use the same  $V_{CCIO}$  supply voltage. You cannot configure the  $R_S$  OCT and the programmable current strength for the same I/O buffer.





The OCT calibration process uses the RZQ pin that is available in every calibration block in a given I/O bank for series- and parallel-calibrated termination:

- Each OCT calibration block has an external 240  $\Omega$  reference resistor associated with it through the RZQ pin.
- Connect the RZQ pin to GND through an external 100  $\Omega$  or 240  $\Omega$  resistor (depending on the R<sub>S</sub> or R<sub>T</sub> OCT value).
- The  $\ensuremath{\mathtt{RZQ}}$  pin shares the same  $V_{CCIO}$  supply voltage with the I/O bank where the pin is located.
- The RZQ pin is a dual-purpose I/O pin and functions as a general purpose I/O pin if you do not use the calibration circuit.

Stratix 10 devices support calibrated  $R_S$  and calibrated  $R_T$  OCT on all LVDS I/O pins except for dedicated configuration pins.

# **2.5. External I/O Termination for Stratix 10 Devices**

#### Table 15. External Termination Schemes for Various I/O Standards

I/O Standard	External Termination Scheme
3.3 V LVTTL/3.3 V LVCMOS	
3.0 V LVTTL/3.0 V LVCMOS	
2.5 V LVCMOS	No subsural termination required
1.8 V LVCMOS	No external termination required
1.5 V LVCMOS	
1.2 V LVCMOS	
SSTL-18 Class I and Class II	Cincle Ended SSTI I/O Standard Termination
SSTL-15 Class I and Class II	Single-Ended SSTL I/O Standard Termination
SSTL-15 <sup>(14)</sup>	
SSTL-135 <sup>(14)</sup>	No subsural termination required
SSTL-125 <sup>(14)</sup>	No external termination required
SSTL-12	
POD12	Single-Ended POD I/O Standard Termination
1.8 V HSTL Class I and Class II	
1.5 V HSTL Class I and Class II	Single-Ended HSTL I/O Standard Termination
1.2 V HSTL Class I and Class II	
HSUL-12	No external termination required
Differential SSTL-18 Class I and Class II	
Differential SSTL-15 Class I and Class II	Differential SSTL I/O Standard Termination
Differential SSTL-15 (14)	No external termination required
	continued

<sup>&</sup>lt;sup>(14)</sup> Altera recommends that you use OCT with these I/O standards to save board space and cost. OCT reduces the number of external termination resistors used.



I/O Standard	External Termination Scheme	
Differential SSTL-135 (14)		
Differential SSTL-125 (14)		
Differential SSTL-12		
Differential POD12	Differential POD I/O Standard Termination	
Differential 1.8 V HSTL Class I and Class II		
Differential 1.5 V HSTL Class I and Class II	Differential HSTL I/O Standard Termination	
Differential 1.2 V HSTL Class I and Class II		
Differential HSUL-12	No external termination required	
LVDS	LVDS I/O Standard Termination	
RSDS	RCDC/mini LVDC L/O Standard Termination	
Mini-LVDS	RSDS/mini-LVDS I/O Standard Termination	
LVPECL	Differential LVPECL I/O Standard Termination	

# 2.5.1. Single-Ended I/O Termination

Voltage-referenced I/O standards require an input  $V_{\text{REF}}$  and a termination voltage ( $V_{\text{TT}}$ ). The reference voltage of the receiving device tracks the termination voltage of the transmitting device.

The supported I/O standards such as SSTL-12, SSTL-125, SSTL-135, and SSTL-15 typically do not require external board termination.


Altera recommends that you use OCT with these I/O standards to save board space and cost. OCT reduces the number of external termination resistors used.

Note: You cannot use  $R_S$  and  $R_T$  OCT simultaneously. For more information, refer to the related information.



#### Figure 15. SSTL I/O Standard Termination

This figure shows the details of SSTL I/O termination on Stratix 10 devices.








#### Figure 16. HSTL I/O Standard Termination

This figure shows the details of HSTL I/O termination on the Stratix 10 devices.








#### Figure 17. POD I/O Standard Termination

This figure shows the details of POD I/O termination on the Stratix 10 devices.



#### **Related Information**

Dynamic OCT on page 29

# 2.5.2. Differential I/O Termination for Stratix 10 Devices

The I/O pins are organized in pairs to support differential I/O standards. Each I/O pin pair can support differential input and output buffers.





The supported I/O standards such as Differential SSTL-12, Differential SSTL-15, Differential SSTL-125, and Differential SSTL-135 typically do not require external board termination.

Altera recommends that you use OCT with these I/O standards to save board space and cost. OCT reduces the number of external termination resistors used.

#### 2.5.2.1. Differential HSTL, SSTL, HSUL, and POD Termination

Differential HSTL, SSTL, HSUL, and POD inputs use LVDS differential input buffers. However,  $R_D$  support is only available if the I/O standard is LVDS.

Differential HSTL, SSTL, HSUL, and POD outputs are not true differential outputs. These I/O standards use two single-ended outputs with the second output programmed as inverted.

#### Figure 18. Differential SSTL I/O Standard Termination

Differential SSTL Class I Termination Differential SSTL Class II ۷., ≶ 50 ( ≶ 50 0 ≶ A 50 0 50 Ω External On-Board Terminatio 25.0 ۱۸۸ es OCT 50 Ω 0CT 25 0 \$100Ω ≶ 50 Ω ≨100Ω  $Z_0 = 50 \Omega$ ۸*٨*٨ 4٨٨,  $f_{Z_0} = 50 \Omega$ ‱ T Ţ 0CT (COC ₹100Ω ₹50Ω ş ۸۸۸  $Z_0 = 50 \Omega$ ۸۸۸,  $() Z_0 = 500$ ₹ 100Ω ≩100Ω Receive Trans Receive


This figure shows the details of Differential SSTL I/O termination on Stratix 10 devices.






### Figure 19. Differential HSTL I/O Standard Termination

This figure shows the details of Differential HSTL I/O standard termination on Stratix 10 devices.



### Figure 20. Differential POD I/O Standard Termination

This figure shows the details of Differential POD I/O termination on the Stratix 10 devices.




### 2.5.2.2. LVDS, RSDS, and Mini-LVDS Termination

All I/O banks have dedicated circuitry to support the true LVDS, RSDS, and mini-LVDS I/O standards by using true LVDS output buffers without resistor networks.



### Figure 21. LVDS I/O Standard Termination

This figure shows the LVDS I/O standard termination. The on-chip differential resistor is available in all I/O banks.



### 2.5.2.3. LVPECL Termination

The Stratix 10 devices support the LVPECL I/O standard on input clock pins only:


- LVPECL input operation is supported using LVDS input buffers.
- LVPECL output operation is not supported.

Use AC coupling if the LVPECL common-mode voltage of the output buffer does not match the LVPECL input common-mode voltage.

*Note:* Altera recommends that you use IBIS models to verify your LVPECL AC/DC-coupled termination.








### Figure 22. LVPECL AC-Coupled External Termination

Support for DC-coupled LVPECL is available if the LVPECL output common mode voltage is within the Stratix 10 LVPECL input buffer specification.

### Figure 23. LVPECL DC-Coupled External Termination



For information about the  $V_{\mbox{\scriptsize ICM}}$  specification, refer to the device datasheet.





## 3. Stratix 10 I/O Design Considerations

There are several considerations that require your attention to ensure the success of your designs. Unless noted otherwise, these design guidelines apply to all variants of this device family.

### 3.1. Guideline: VREF Sources and VREF Pins

For Stratix 10 devices, consider the following VREF pins guidelines:

- Stratix 10 devices support internal and external V<sub>REF</sub> sources.
  - $-\,$  There is an external VREF pin for every I/O bank, providing one external V\_{REF} source for all I/Os in the same bank.
  - Each I/O lane in the bank also has its own internal  $V_{REF}$  generator. You can configure each I/O lane independently to use its internal  $V_{REF}$  or the I/O bank's external  $V_{REF}$  source. All I/O pins in the same I/O lane use the same  $V_{REF}$  source.
- The internal V<sub>REF</sub> is supported only for external memory interfaces.
- You can use the internal  $V_{\text{REF}}$  with calibration to support DDR4 using the POD12 I/O standard.
- You can place any combination of input, output, or bidirectional pins near VREF pins. There is no VREF pin placement restriction.
- The VREF pins are dedicated for voltage-referenced single-ended I/O standards. You cannot use the VREF pins as user I/Os.
- Connect unused VREF pins to GND.

For more information about pin capacitance of the  $\ensuremath{\mathtt{VREF}}$  pins, refer to the device datasheet.

### **Related Information**

- Stratix 10 Device Datasheet
- Stratix 10 Device Family Pin Connection Guidelines
- Pin-Out Files for Stratix 10 Devices Provides the location of the  $V_{REF}$  and  $V_{CCIO}$  pins in different Stratix 10 devices and packages.

<sup>&</sup>lt;sup>©</sup> Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





### **3.2. Guideline: Observe Device Absolute Maximum Rating for 3.0 V** Interfacing

To ensure device reliability and proper operation when you use the device for 3.0 V I/O interfacing, do not violate the absolute maximum ratings of the device. For more information about absolute maximum rating and maximum allowed overshoot during transitions, refer to the device datasheet.

*Tip:* Perform IBIS or SPICE simulations to make sure the overshoot and undershoot voltages are within the specifications.

### **Single-Ended Transmitter Application**

If you use the Stratix 10 device as a transmitter, use slow slew rate and series termination to limit the overshoot and undershoot at the I/O pins. Transmission line effects that cause large voltage deviations at the receiver are associated with an impedance mismatch between the driver and the transmission lines. By matching the impedance of the driver to the characteristic impedance of the transmission line, you can significantly reduce overshoot voltage. You can use a series termination resistor placed physically close to the driver to match the total driver impedance to the transmission line impedance.

### **Single-Ended Receiver Application**

If you use the Stratix 10 device as a receiver, use an external clamping diode to limit the overshoot and undershoot voltage at the I/O pins.

The 3.0 V I/O standard is supported using the bank supply voltage (V<sub>CCIO</sub>) at 3.0 V and a V<sub>CCPT</sub> voltage of 1.8 V. In this method, the clamping diode can sufficiently clamp overshoot voltage to within the DC and AC input voltage specifications. The clamped voltage is expressed as the sum of the V<sub>CCIO</sub> and the diode forward voltage.

### **Related Information**

- IBIS Models for FPGA Devices
- SPICE Models for Altera<sup>®</sup> FPGA Devices

### **3.3. Guideline: Voltage-Referenced and Non-Voltage Referenced** I/O Standards

Each I/O bank can simultaneously support multiple I/O standards. Follow these guidelines if you use both non-voltage-referenced and voltage-referenced I/O standards in an I/O bank.

### Non-Voltage-Referenced I/O Standards

An I/O bank can simultaneously support any number of input signals with different I/O standard assignments if the I/O standards support the  $V_{CCIO}$  level of the I/O bank.

For output signals, a single I/O bank supports non-voltage-referenced output signals that drive at the same voltage as  $V_{CCIO}$ . Because an I/O bank can only have one  $V_{CCIO}$  value, it can only drive out the value for non-voltage-referenced signals.







### **Voltage-Referenced I/O Standards**

To accommodate voltage-referenced I/O standards:

- Each Stratix 10 FPGA I/O bank contains a dedicated VREF pin.
- Each bank can have only a single  $V_{CCIO}$  voltage level and a single voltage reference ( $V_{REF})$  level.

The voltage-referenced input buffer is powered by  $V_{CCPT}$ . Therefore, an I/O bank featuring single-ended or differential standards can support different voltage-referenced standards under the following conditions:

- The V<sub>REF</sub> are the same levels.
- On-chip parallel termination (R<sub>T</sub> OCT) is disabled.

If you enable  $R_{\rm T}$  OCT, the voltage for the input standard and the  $V_{\rm CCIO}$  of the bank must match.

This feature allows you to place voltage-referenced input signals in an I/O bank with a V<sub>CCIO</sub> of 1.8 V or below. For example, you can place HSTL-15 input pins in an I/O bank with 1.8 V V<sub>CCIO</sub>. However, the voltage-referenced input with R<sub>T</sub> OCT enabled requires the V<sub>CCIO</sub> of the I/O bank to match the voltage of the input standard. R<sub>T</sub> OCT cannot be supported for the HSTL-15 I/O standard when V<sub>CCIO</sub> is 1.8 V.

Voltage-referenced bidirectional and output signals must be the same as the V<sub>CCIO</sub> voltage of the I/O bank. For example, you can place only SSTL-18 output pins in an I/O bank with a 1.8 V V<sub>CCIO</sub>.

### Mixing Voltage-Referenced and Non-Voltage Referenced I/O Standards

An I/O bank can support voltage-referenced and non-voltage-referenced pins by applying each of the rule sets individually.

Examples:

- An I/O bank can support SSTL-18 inputs and outputs, and 1.8 V inputs and outputs with a 1.8 V  $V_{CCIO}$  and a 0.9 V  $V_{REF}.$
- An I/O bank can support 1.5 V standards, 1.8 V inputs (but not outputs), and 1.5 V HSTL I/O standards with a 1.5 V V<sub>CCIO</sub> and 0.75 V V<sub>REF</sub>.

### **3.4. Guideline: Do Not Drive I/O Pins During Power Sequencing**

The Stratix 10 I/O buffers are powered by  $V_{CC}$ ,  $V_{CCPT}$ , and  $V_{CCIO}$ .

Because the Stratix 10 devices do not support hot socketing, do not drive the I/O pins externally during power up and power down. This includes all I/O pins including FPGA and HPS I/Os. Adhere to this guideline to:

- Avoid excess I/O pin current:
  - Excess I/O pin current affects the device's lifetime and reliability.
  - Excess current on the 3 V I/O pins can damage the Stratix 10 device.
- Achieve minimum current draw and avoid I/O glitch during power up or power down.
- Avoid permanent damage on the 3 V I/O buffers in 3 V operation.






### **Related Information**

Power-Up and Power-Down Sequences, Stratix 10 Power Management User Guide

### **3.5. Guideline: Stratix 10 I/O Buffer During Power Up,** Configuration, and Power Down

- During device power up and device configuration, all GPIO pins are tri-stated with weak pull-up enabled.
- During device power down, all I/O pins are in undetermined state and the pin signal is measured between GND and the VCCIO level.
- At any point, the input signal sof an I/O pin must not exceed the maximum DC input voltage specified in the device datasheet.

### Figure 24. Stratix 10 I/O Buffers Behavior



### **Related Information**

- Stratix 10 I/O Standards Voltage Support on page 11
- Absolute Maximum Ratings, Stratix 10 Device Datasheet

### 3.6. Guideline: Maximum DC Current Restrictions

There are no restrictions on the maximum DC current of any 10 consecutive I/O pins for Stratix 10 devices.

Stratix 10 devices conform to the  $V_{CCIO}$  Electro-Migration (EM) rule and IR drop targets for all I/O standard drive strength settings—ensuring reliability over the lifetime of the devices.

### 3.7. Guideline: Use Only One Voltage for All 3 V I/O Banks

A single VCCIO3V power pin powers all the 3 V I/O banks. Therefore, you can use only a single voltage level at any one time across all 3 V I/O banks in the Stratix 10 device.

### 3.8. Guideline: I/O Standards Limitation for Stratix 10 TX 400

On the Stratix 10 TX 400 device, do not use the following I/O standards in I/O banks 3A and 3D except in dedicated clock pins:

- LVDS
- Mini-LVDS
- RSDS





# **3.9. Guideline: I/O Standards Limitation for Stratix 10 GX 400 and SX 400**

- On the Stratix 10 GX 400 or SX 400 device, do not use the following I/O standards in I/O banks 3A and 3D except in dedicated clock pins:
  - LVDS
  - Mini-LVDS
  - RSDS
- Bank 3D has only 30 GPIO pins and supports only 1.8 V I/O standards.
- Bank 3C supports only unidirectional single-ended I/O in 3.3 V or 3.0 V I/O standard.
- In bank 3C, the control of I/O direction and features such as current strength is per eight-pin groups basis.
  - To identify the pin groups, refer to the **Optional Function(s)** column in device pin out files. For example, the group name is IO33\_LS[<group index>]\_[<pin index>].
  - As an example, if you configure any I/O pins from group LS1 as input, all the other pins in the group use the same setting. Similarly, if you use a pin in group LS0 as an output pin with 12 mA current strength, all pins in group LS0 apply the same setting.
  - You cannot configure input and output pins in the same group. You can only use all eight pins as input, or all eight pins as output.
- If you use 3 V I/O standard in the design without assigning pin locations, the Quartus Prime software automatically assigns the pins to bank 3C. If you want to assign the 3 V I/O standard to the 3 V I/O bank, specify the USE\_AS\_3V\_GPIO Quartus Prime assignment to the pin in the .qsf file.

Pin Group	Entry in Optional Function(s) Column	Pin Name
LS1	IO33_LS1_0	У2
	I033_LS1_1	AA2
	I033_LS1_2	AB1
	I033_LS1_3	AB2
	I033_LS1_4	AC1
	I033_LS1_5	AD1
	I033_LS1_6	AF2
	I033_LS1_7	AG2
LS0	IO33_LS0_0	υ3
	I033_LS0_1	V3
	I033_LS0_2	υ5
	IO33_LS0_3	V4
		continued

### Table 16.Example of Eight-Pin Groups in Bank 3C





Pin Group	Entry in Optional Function(s) Column	Pin Name
	I033_LS0_4	W2
	IO33_LS0_5	Yl
	IO33_LS0_6	W3
	IO33_LS0_7	W4





## **4. Stratix 10 I/O Implementation Guides**

You can implement your I/O design in the Quartus Prime software. The software contains tools for you to create and compile your design, and configure your device.

The Quartus Prime software allows you to prepare for device migration, set pin assignments, define placement restrictions, setup timing constraints, and customize IP cores. For more information about using the Quartus Prime software, refer to the related information.

### **Related Information**

- Quartus Prime Design Software Provides more information about using Quartus Prime software.
- IP Migration to the GPIO IP Core on page 61
- Introduction to Intel FPGA IP Cores
   Provides general information about all Intel FPGA IP cores, including parameterizing, generating, upgrading, and simulating IP cores.
- Generating a Combined Simulator Setup Script Create simulation scripts that do not require manual updates for software or IP version upgrades.
- Project Management Best Practices Guidelines for efficient management and portability of your project and IP files.

### 4.1. GPIO Intel FPGA IP

The GPIO IP core supports the GPIO components and features of the Stratix 10 device family. You can use the Quartus Prime parameter editor to configure the GPIO IP core.

Components of the GPIO IP core:

- Double data rate input/output (DDIO)—doubles or halves the data-rate of a communication channel
- Delay chains—configure the delay chains to perform specific delay and assist in I/O timing closure
- I/O buffers—connect the pads to the FPGA
- Note: The 3 V I/O banks in Stratix 10 devices do not support the DDIO feature of the GPIO IP core. Bypass the DDIO if you use an I/O standard supported only by 3 V I/O banks, such as 3.0 V LVCMOS. To bypass the DDIO feature, set the **Register mode** of the GPIO IP core to **none**.

ISO 9001:2015 Registered

<sup>&</sup>lt;sup>©</sup> Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

<sup>\*</sup>Other names and brands may be claimed as the property of others.



### 4.1.1. Release Information for GPIO Intel FPGA IP

Intel FPGA IP versions match the Quartus Prime Design Suite software versions until v19.1. Starting in Quartus Prime Design Suite software version 19.2, Intel FPGA IP has a new versioning scheme.

The Intel FPGA IP version (X.Y.Z) number can change with each Quartus Prime software version. A change in:


- X indicates a major revision of the IP. If you update the Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

### Table 17. GPIO Intel FPGA IP Current Release Information

Item	Description
IP Version	22.1.0
Quartus Prime Version	24.1
Release Date	2024.04.01

### 4.1.2. GPIO Intel FPGA IP Data Paths

### Figure 25. High-Level View of Single-Ended GPIO



### Table 18. GPIO IP Data Path Modes

Data Path	Register Mode			
	Bypass	Simple Register	DDR I/O	
			Full-Rate	Half-Rate
Input	Data goes from the delay element to the core, bypassing all double data rate I/Os (DDIOs).	The full-rate DDIO operates as a simple register, bypassing half- rate DDIOs. The Fitter chooses whether to pack the register in the I/O or implement the register	The full-rate DDIO operates as a regular DDIO, bypassing the half-rate DDIOs.	The full-rate DDIO operates as a regular DDIO. The half-rate DDIOs convert full-rate data to half-rate data.
			•	continued







Data Path	Register Mode			
	Bypass	Simple Register	DDR I/O	
			Full-Rate	Half-Rate
		in the core, depending on the area and timing trade-offs.		
Output	Data goes from the core straight to the delay element, bypassing all DDIOs.	The full-rate DDIO operates as a simple register, bypassing half- rate DDIOs. The Fitter chooses whether to pack the register in the I/O or implement the register in the core, depending on the area and timing trade-offs.	The full-rate DDIO operates as a regular DDIO, bypassing the half-rate DDIOs.	The full-rate DDIO operates as a regular DDIO. The half-rate DDIOs convert full-rate data to half-rate data.
Bidirectional	The output buffer drives both an output pin and an input buffer.	The full-rate DDIO operates as a simple register. The output buffer drives both an output pin and an input buffer.	The full-rate DDIO operates as a regular DDIO. The output buffer drives both an output pin and an input buffer. The input buffer drives a set of three flip-flops.	The full-rate DDIO operates as a regular DDIO. The half-rate DDIOs convert full-rate data to half-rate. The output buffer drives both an output pin and an input buffer. The input buffer drives a set of three flip-flops.

If you use asynchronous clear and preset signals, all DDIOs share these same signals.

Half-rate and full-rate DDIOs connect to separate clocks. When you use half-rate and full-rate DDIOs, the full-rate clock must run at twice the half-rate frequency. You can use different phase relationships to meet timing requirements.

### 4.1.2.1. Input Path


The pad sends data to the input buffer, and the input buffer feeds the delay element. After the data goes to the output of the delay element, the programmable bypass multiplexers select the features and paths to use.

Each LVDS I/O input path contains two stages of DDIOs, which are full-rate and half-rate.

The 3 V I/Os do not support DDIOs.








### Figure 26. Simplified View of Single-Ended GPIO Input Path

- 1. The pad receives data.
- 2. DDIO IN (1) captures data on the rising and falling edges of ck\_fr and sends the data, signals (A) and (B) in the following waveform figure, at single data rate.
- 3. DDIO IN (2) and DDIO IN (3) halve the data rate.
- 4. dout[3:0] presents the data as a half-rate bus.

### Figure 27. Input Path Waveform in DDIO Mode with Half-Rate Conversion

In this figure, the data goes from full-rate clock at double data rate to half-rate clock at single data rate. The data rate is divided by four and the bus size is increased by the same ratio. The overall throughput through the GPIO IP remains unchanged.

The actual timing relationship between different signals may vary depending on the specific design, delays, and phases that you choose for the full-rate and half-rate clocks.



*Note:* The GPIO Intel FPGA IP and OCT Intel FPGA IP support OCT during power up and user mode on single-directional input or output pins. The GPIO IP does not support dynamic OCT of bidirectional pins. For applications that require dynamic OCT control for bidirectional pins, refer to the related information.



### **Related Information**

- PHY Lite for Parallel Interfaces Intel FPGA IP User Guide Provides more information for applications that require dynamic OCT for bidirectional pins.
- Output and Output Enable Paths on page 50
- Data Bit-Order for Data Interface on page 66


### 4.1.2.2. Output and Output Enable Paths

The output delay element sends data to the pad through the output buffer.


Each LVDS I/O output path contains two stages of DDIOs, which are half-rate and full-rate.

The 3 V I/Os do not support DDIOs.

### Figure 28. Simplified View of Single-Ended GPIO Output Path




### Figure 29. Output Path Waveform in DDIO Mode with Half-Rate Conversion







### Figure 30. Simplified View of Output Enable Path



The difference between the output path and output enable (OE) path is that the OE path does not contain full-rate DDIO. To support packed-register implementations in the OE path, a simple register operates as full-rate DDIO. For the same reason, only one half-rate DDIO is present.

The OE path operates in the following three fundamental modes:

- Bypass—the core sends data directly to the delay element, bypassing all DDIOs.
- Packed Register—bypasses half-rate DDIO.
- SDR output at half-rate—half-rate DDIOs convert data from full-rate to half-rate.

In Stratix 10 devices, each 3 V I/O bank supports only two output enables (OE) for its eight single-ended I/Os.

*Note:* The GPIO Intel FPGA IP and OCT Intel FPGA IP support OCT during power up and user mode on single-directional input or output pins. The GPIO IP does not support dynamic OCT of bidirectional pins. For applications that require dynamic OCT control for bidirectional pins, refer to the related information.

### **Related Information**

- PHY Lite for Parallel Interfaces Intel FPGA IP User Guide Provides more information for applications that require dynamic OCT for bidirectional pins.
- Input Path on page 48

### 4.1.3. Register Packing

The GPIO IP allows you to pack registers into the periphery to save area and resource utilization.

You can configure the full-rate DDIO on the input and output path as a flip flop by adding .qsf assignments.





### Table 19. Register Packing .qsf Assignments

Path	.qsf Assignment	
Input register packing	<pre>set_instance_assignment -name FAST_INPUT_REGISTER ON -to <path register="" to=""></path></pre>	
Output register packing	<pre>set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to <path register="" to=""></path></pre>	
Output enable register packing	<pre>set_instance_assignment -name FAST_OUTPUT_ENABLE_REGISTER ON -to <path register="" to=""></path></pre>	

Note:

The .qsf assignments do not guarantee register packing. However, these assignments enable the Fitter to find a legal placement. Otherwise, the Fitter keeps the flip flop in the core.

### 4.2. Verifying Resource Utilization and Design Performance

You can refer to the Quartus Prime compilation reports to get details about the resource usage and performance of your design.

- 1. From the Quartus Prime menu, select **Processing ➤ Start Compilation** to run a full compilation.
- 2. Wait for the compilation to complete.
- 3. From the Quartus Prime menu, select **Processing > Compilation Report**.
- 4. Using the Table of Contents, navigate to Fitter > Resource Section.
  - a. To view the resource usage information, select **Resource Usage Summary**.
  - b. To view the resource utilization information, select **Resource Utilization by Entity**.

### 4.3. GPIO Intel FPGA IP Timing

The performance of the GPIO IP depends on the I/O constraints and clock phases. To validate the timing for your GPIO configuration, Altera recommends that you use the Timing Analyzer.

### **Related Information**

Using the Quartus Prime Timing Analyzer, Quartus Prime Pro Edition User Guide: Timing Analyzer

### **4.3.1. Timing Components**

The GPIO IP timing components consist of three paths.

- I/O interface paths—from the FPGA to external receiving devices and from external transmitting devices to the FPGA.
- Core interface paths of data and clock—from the I/O to the core and from the core to I/O.
- Transfer paths—from half-rate to full-rate DDIO, and from full-rate to half-rate DDIO.




4. Stratix 10 I/O Implementation Guides 683518 | 2024.10.07




*Note:* The Timing Analyzer treats the path inside the DDIO\_IN and DDIO\_OUT blocks as black boxes.

### Figure 31. Input Path Timing Components










### Figure 33. Output Enable Path Timing Components







### 4.3.2. Delay Elements

The Quartus Prime software does not automatically set delay elements to maximize slack in the I/O timing analysis. To close the timing or maximize slack, set the delay elements manually in the Quartus Prime settings file (.qsf).

#### Table 20. **Delay Elements**.gsf Assignments

Specify these assignments in the .qsf to access the delay elements.

Delay Element	.qsf Assignment	
Input Delay Element	<pre>set_instance_assignment -to <pin> -name INPUT_DELAY_CHAIN &lt;063&gt;</pin></pre>	
Output Delay Element	<pre>set_instance_assignment -to <pin> -name OUTPUT_DELAY_CHAIN &lt;015&gt;</pin></pre>	
Output Enable Delay Element	<pre>set_instance_assignment -to <pin> -name OE_DELAY_CHAIN &lt;015&gt;</pin></pre>	

The Stratix 10 Device Datasheet provides information on delay chain specification and offset settings across fast and slow models.

- Fast model—Specifies the delay value when the maximum delay chain offset setting is selected using the fastest process.
- Slow model—Specifies the delay value when the maximum delay chain offset setting is selected using the slowest process within a specific speed grade.

For example, if you assign input delay chain setting to #10 using an Stratix 10 device with -1 speed grade:

- Minimum delay value = 10 \* delay specification for fast model / 63 = x ns
- Maximum delay value = 10 \* delay specification for -1V slow model / 63 = y ns

The input delay ranges from x ns to y ns when you select -1 device speed grade in your design.

The IOE delay chains are not process, voltage and temperature (PVT) compensated, Note: which means the delay chain value changes across PVT.

### 4.3.3. Timing Analysis

The Quartus Prime software does not automatically generate the SDC timing constraints for the GPIO IP. You must manually enter the timing constraints.

Follow the timing guidelines and examples to ensure that the Timing Analyzer analyzes the I/O timing correctly.

- To perform proper timing analysis for the I/O interface paths, specify the system level constraints of the data pins against the system clock pin in the .sdc file.
- To perform proper timing analysis for the core interface paths, define these clock settings in the .sdc file:
  - Clock to the core registers
  - Clock to the I/O registers for the simple register and DDIO modes

### **Related Information**

AN 433: Constraining and Analyzing Source-Synchronous Interfaces


Describes techniques for constraining and analyzing source-synchronous interfaces.





### 4.3.3.1. Single Data Rate Input Register

### Figure 34. Single Data Rate Input Register




### Table 21. Single Data Rate Input Register .sdc Command Examples

Command	Command Example	Description
create_clock	create_clock -name sdr_in_clk -period "100 MHz" sdr_in_clk	Creates clock setting for the input clock.
set_input_delay	set_input_delay -clock sdr_in_clk 0.15 sdr_in_data	Instructs the Timing Analyzer to analyze the timing of the input I/O with a 0.15 ns input delay.

### 4.3.3.2. Full-Rate or Half-Rate DDIO Input Register

The input side of the full-rate and half-rate DDIO input registers are the same. You can properly constrain the system by using a virtual clock to model the off-chip transmitter to the FPGA.

### Figure 35. Full-Rate or Half-Rate DDIO Input Register



### Table 22. Full-Rate or Half-Rate DDIO Input Register .sdc Command Examples

Command	Command Example	Description
create_clock	create_clock -name virtual_clock -period "200 MHz"	Create clock setting for the virtual clock and the DDIO clock.
		continued






Command	Command Example	Description
	create_clock -name ddio_in_clk -period "200 MHz" ddio_in_clk	
set_input_delay	<pre>set_input_delay -clock virtual_clock 0.25 ddio_in_data set_input_delay -add_delay -clock_fall -clock virtual_clock 0.25 ddio_in_data</pre>	Instruct the Timing Analyzer to analyze the positive clock edge and the negative clock edge of the transfer. Note the -add_delay in the second set_input_delay command.
set_false_path	<pre>set_false_path -fall_from virtual_clock -rise_to ddio_in_clk set_false_path -rise_from virtual_clock -fall_to ddio_in_clk</pre>	Instruct the Timing Analyzer to ignore the positive clock edge to the negative edge triggered register, and the negative clock edge to the positive edge triggered register. <i>Note:</i> The ck_hr frequency must be half the ck_fr frequency. If the I/O PLL drives the clocks, you can consider using the derive_pll_clocks .sdc command.

### 4.3.3.3. Single Data Rate Output Register





### Table 23. Single Data Rate Output Register .sdc Command Examples

Command	Command Example	Description
create_clock and create_generated_ clock	create_clock -name sdr_out_clk -period "100 MHz" sdr_out_clk create_generated_clock -source sdr_out_clk -name sdr_out_outclk sdr_out_outclk	Generate the source clock and the output clock to transmit.
set_output_delay	set_output_delay -clock sdr_out_outclk 0.45 sdr_out_data	Instructs the Timing Analyzer to analyze the output data to transmit against the output clock to transmit.

### 4.3.3.4. Full-Rate or Half-Rate DDIO Output Register

The output side of the full-rate and half-rate DDIO output registers are the same.





Command	Command Example	Description
create_clock and create_generated_ clock	<pre>create_clock -name ddio_out_fr_clk -period "200 MHz" ddio_out_fr_clk create_generated_clock -source ddio_out_fr_clk -name ddio_out_fr_outclk ddio_out_fr_outclk</pre>	Generate the clocks to the DDIO and the clock to transmit.
set_output_delay	<pre>set_output_delay -clock ddio_out_fr_outclk 0.55 ddio_out_fr_data set_output_delay -add_delay -clock_fall -clock ddio_out_fr_outclk 0.55 ddio_out_fr_data</pre>	Instruct the Timing Analyzer to analyze the positive and negative data against the output clock.
set_false_path	<pre>set_false_path -rise_from ddio_out_fr_clk -fall_to ddio_out_fr_outclk set_false_path -fall_from ddio_out_fr_clk -rise_to ddio_out_fr_outclk</pre>	Instruct the Timing Analyzer to ignore the rising edge of the source clock against the falling edge of the output clock, and the falling edge of source clock against rising edge of output clock

### Table 24. DDIO Output Register .sdc Command Examples

### 4.3.4. Timing Closure Guidelines

For the GPIO input registers, the input I/O transfer is likely to fail the hold time if you do not set the input delay chain. This failure is caused by the clock delay being larger than the data delay.

To meet the hold time, add delay to the input data path using the input delay chain. In general, the input delay chain is around 30 ps per step at the -1 speed grade. To get an approximate input delay chain setting to pass the timing, divide the negative hold slack by 60 ps.

However, if the I/O PLL drives the clocks of the GPIO input registers (simple register or DDIO mode), you can set the compensation mode to source synchronous mode. The Fitter automatically configures the I/O PLL to improve the setup and hold slack for the input I/O timing analysis.

For the GPIO output and output enable registers, you can add delay to the output data and clock using the output and output enable delay chains.

- If you observe setup time violation, you can increase the output clock delay chain setting.
- If you observe hold time violation, you can increase the output data delay chain setting.

### 4.4. GPIO Intel FPGA IP Design Examples


The GPIO IP can generate design examples that match your IP configuration in the parameter editor. You can use these design examples as references for instantiating the IP and reviewing the expected behavior in simulations.





You can generate the design examples from the GPIO IP parameter editor. After you set the parameters that you want, click **Generate Example Design**. The IP parameter editor generates the design example source files in the directory you specify.

### Figure 37. Source Files in the Generated Design Example Directory



*Note:* The .qsys files are for internal use during design example generation only. You cannot edit these .qsys files.

### 4.4.1. GPIO Intel FPGA IP Synthesizable Quartus Prime Design Example

The synthesizable design example is a compilation-ready Platform Designer system that you can include in an Quartus Prime project.

### Generating and Using the Design Example

To generate the synthesizable Quartus Prime design example from the source files, run the following command in the design example directory:

quartus\_sh -t make\_qii\_design.tcl

To specify an exact device to use, run the following command:

quartus\_sh -t make\_qii\_design.tcl [device\_name]

The TCL script creates a qii directory that contains the ed\_synth.qpf project file. You can open and compile this project in the Quartus Prime software.

### 4.4.2. GPIO Intel FPGA IP Simulation Design Example

The simulation design example uses your GPIO IP parameter settings to build the IP instance connected to a simulation driver. The driver generates random traffic and internally checks the legality of the out going data.

Using the design example, you can run a simulation using a single command, depending on the simulator that you use. The simulation demonstrates how you can use the GPIO IP.





### Generating and Using the Design Example

To generate the simulation design example from the source files for a Verilog simulator, run the following command in the design example directory:

quartus\_sh -t make\_sim\_design.tcl

To generate the simulation design example from the source files for a VHDL simulator, run the following command in the design example directory:

quartus\_sh -t make\_sim\_design.tcl VHDL

The TCL script creates a sim directory that contains subdirectories—one for each supported simulation tool. You can find the scripts for each simulation tool in the corresponding directories.

## 4.5. Verifying Pin Migration Compatibility

You can use the **Pin Migration View** window in the Quartus Prime software Pin Planner to assist you in verifying whether your pin assignments migrate to a different device successfully. You can vertically migrate to a device with a different density while using the same device package, or migrate between packages with different densities and ball counts.

- 1. Open **Assignments > Pin Planner** and create pin assignments.
- 2. If necessary, perform one of the following options to populate the Pin Planner with the node names in the design:
  - Analysis & Elaboration
  - Analysis & Synthesis
  - Fully compile the design
- 3. Then, on the menu, click View ➤ Pin Migration View.
- 4. To select or change migration devices:
  - a. Click **Device** to open the **Device** dialog box.
  - b. Under Migration compatibility click Migration Devices.
- 5. To show more information about the pins:
  - a. Right-click anywhere in the **Pin Migration View** window and select **Show Columns**.
  - b. Then, click the pin feature you want to display.
- 6. If you want to view only the pins, in at least one migration device, that have a different feature than the corresponding pin in the migration result, turn on **Show migration differences**.
- 7. Click **Pin Finder** to open the **Pin Finder** dialog box to find and highlight pins with specific functionality.

If you want to view only the pins highlighted by the most recent query in the **Pin Finder** dialog box, turn on **Show only highlighted pins**.

8. To export the pin migration information to a Comma-Separated Value file (**.csv**), click **Export**.





### **Related Information**

Quartus Prime Design Software Provides more information about using Quartus Prime software.

### 4.6. IP Migration to the GPIO IP Core

The GPIO IP core can migrate your GPIO IPs from previous devices to work in Stratix 10 designs.

Depending on the mode you use in your previous IP, the IP migration tool can automatically configure the new GPIO IP core based on settings in your previous IP. For unsupported modes, you can use the GPIO IP core parameter editor to manually configure the migrated IP core.

# 4.6.1. Migrating Your ALTDDIO\_IN, ALTDDIO\_OUT, ALTDDIO\_BIDIR, and ALTIOBUF IP Cores

To migrate your ALTDDIO\_IN, ALTDDIO\_OUT, ALTDDIO\_BIDIR, and ALTIOBUF IP cores to the GPIO Intel FPGA IP core, follow these steps:

- 1. Open your ALTDDIO\_IN, ALTDDIO\_OUT, ALTDDIO\_BIDIR, or ALTIOBUF IP core in the IP Parameter Editor.
- 2. In the Currently selected device family, select Stratix 10.
- 3. Click **Finish** to open the GPIO IP Parameter Editor.

The IP Parameter Editor configures the GPIO IP core settings similar to the ALTDDIO\_IN, ALTDDIO\_OUT, ALTDDIO\_BIDIR, or ALTIOBUF core settings.

- 4. If there are any incompatible settings between the two, select **new supported settings**.
- 5. Click **Finish** to regenerate the IP core.
- 6. Replace your ALTDDIO\_IN, ALTDDIO\_OUT, ALTDDIO\_BIDIR, or ALTIOBUF IP core instantiation in RTL with the GPIO IP core.
- *Note:* The GPIO IP core port names may not match the ALTDDIO\_IN, ALTDDIO\_OUT, ALTDDIO\_BIDIR, or ALTIOBUF IP core port names. Therefore, simply changing the IP core name in the instantiation may not be sufficient.

### 4.6.2. Guideline: Swap datain\_h and datain\_1 Ports in Migrated IP

When you migrate your GPIO IP from previous devices to the GPIO IP, you can turn on **Use legacy top-level port names** option in the GPIO IP parameter editor. However, the behavior of these ports in the GPIO IP is different than in the IP used for the Stratix V, Arria<sup>®</sup> V, and Cyclone<sup>®</sup> V devices.

The GPIO IP drives these ports to the output registers on these clock edges:

- datain\_h—on the falling edge of outclock
- datain\_1—on the rising edge of outclock

If you migrated your GPIO IP from Stratix V, Arria V, and Cyclone V devices, swap the datain\_h and datain\_l ports when you instantiate the IP generated by the GPIO IP.





## **5. GPIO Intel FPGA IP Reference**

You can set various parameter settings for the GPIO Intel FPGA IP to customize its behaviors, ports, and signals.

The Quartus Prime software generates your customized GPIO IP core according to the parameter options that you set in the IP parameter editor.

### **5.1. GPIO Intel FPGA IP Parameter Settings**

You can set the parameter settings for the GPIO IP in the Quartus Prime software. There are three groups of options: **General**, **Buffer**, and **Registers**.

Parameter	Condition	Allowed Values	Description
Data Direction	_	<ul><li>Input</li><li>Output</li><li>Bidir</li></ul>	Specifies the data direction for the GPIO.
Data width	_	1 to 128	Specifies the data width.
Use legacy top-level port names	_	• On • Off	Use same port names as in Stratix V, Arria V, and Cyclone V devices. For example, dout becomes dataout_h and dataout_l, and din becomes datain_h and datain_l. <i>Note:</i> The behavior of these ports are different than in the Stratix V, Arria V, and Cyclone V devices. For the migration guideline, refer to the related information.

### Table 25. GPIO IP Parameters—General

### Table 26. GPIO IP Parameters—Buffer

Parameter	Condition	Allowed Values	Description
Use differential buffer	_	• On • Off	If turned on, enables differential I/O buffers.
Use pseudo differential buffer	<ul> <li>Data Direction = Output</li> <li>Use differential buffer = On</li> </ul>	• On • Off	If turned on in output mode, enables pseudo differential output buffers. This option is automatically turned on for bidirectional mode if you turn on <b>Use</b> <b>differential buffer</b> .
Enable output enable port	<b>Data Direction =</b> Output	• On • Off	If turned on, enables user input to the OE port. This option is automatically turned on for bidirectional mode. In Stratix 10 devices, each 3 V I/O bank supports only two output enables (OE) for its eight single-ended I/Os.

<sup>&</sup>lt;sup>©</sup> Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Table 27.	GPIO IP	<b>Parameters</b> -Reg	isters
-----------	---------	------------------------	--------

Parameter	Condition	Allowed Values	Description
Register mode	_	<ul> <li>None</li> <li>Simple register</li> <li>DDIO</li> </ul>	<ul> <li>Specifies the register mode for the GPIO IP:</li> <li>None—specifies a simple wire connection from/to the buffer.</li> <li>Simple register—specifies that the DDIO is used as a simple register in single datarate mode (SDR). The Fitter may pack this register in the I/O.</li> <li>DDIO— specifies that the IP core uses the DDIO.</li> <li>If you use an I/O standard supported only by the 3 V I/O banks, select None.</li> </ul>
Enable synchronous clear / preset port	Register mode = DDIO	<ul><li>None</li><li>Clear</li><li>Preset</li></ul>	<ul> <li>Specifies how to implement synchronous reset port.</li> <li>None—Disables synchronous reset port.</li> <li>Clear—Enables the SCLR port for synchronous clears.</li> <li>Preset—Enables the SSET port for synchronous preset.</li> </ul>
Enable asynchronous clear / preset port	Register mode = DDIO	<ul><li>None</li><li>Clear</li><li>Preset</li></ul>	<ul> <li>Specifies how to implement asynchronous reset port.</li> <li>None—Disables asynchronous reset port.</li> <li>Clear—Enables the ACLR port for asynchronous clears.</li> <li>Preset—Enables the ASET port for asynchronous preset.</li> <li>ACLR and ASET signals are active high.</li> </ul>
Enable clock enable ports	Register mode = DDIO	• On • Off	<ul> <li>On—exposes the clock enable (CKE) port to allow you to control when data is clocked in or out. This signal prevents data from being passed through without your control.</li> <li>Off—clock enable port is not exposed and data always pass through the register automatically.</li> </ul>
Separate input/output Clocks	<ul> <li>Data Direction =         Bidir</li> <li>Register mode =         Simple register or         DDIO</li> </ul>	On     Off	If turned on, enables separate clocks (CK_IN and CK_OUT) for the input and output paths in bidirectional mode.

### **Related Information**

Guideline: Swap datain\_h and datain\_l Ports in Migrated IP on page 61

## 5.2. GPIO Intel FPGA IP Interface Signals

Depending on the parameter settings you specify, different interface signals are available for the GPIO IP.






### Figure 38. GPIO IP Interfaces



### Figure 39. GPIO Interface Signals



### Table 28. Pad Interface Signals

The pad interface is the physical connection from the GPIO IP to the pad. This interface can be an input, output or bidirectional interface, depending on the IP configuration. In this table, *SIZE* is the data width specified in the IP parameter editor.

Signal Name	Direction	Description	
pad_in[SIZE-1:0]	Input	Input signal from the pad.	
pad_in_b[SIZE-1:0]	Input	Negative node of the differential input signal from the pad. This port is available if you turn on the <b>Use differential buffer</b> option.	
pad_out[SIZE-1:0]	Output	Output signal to the pad.	
pad_out_b[SIZE-1:0]	Output	Negative node of the differential output signal to the pad. This port available if you turn on the <b>Use differential buffer</b> option.	
pad_io[SIZE-1:0]	Bidirectional	Bidirectional signal connection with the pad.	
pad_io_b[SIZE-1:0]	Bidirectional	Negative node of the differential bidirectional signal connection with the pad. This port is available if you turn on the <b>Use differential buffer</b> option.	





### Table 29.Data Interface Signals

The data interface is an input or output interface from the GPIO IP to the FPGA core. In this table, *SIZE* is the data width specified in the IP parameter editor.

Signal Name	Direction	Description
din[DATA_SIZE-1:0]	Input	<ul> <li>Data input from the FPGA core in output or bidirectional mode. DATA_SIZE depends on the register mode:</li> <li>Bypass or simple register—DATA_SIZE = SIZE</li> <li>DDIO without half-rate logic—DATA_SIZE = 2 × SIZE</li> <li>DDIO with half-rate logic—DATA_SIZE = 4 × SIZE</li> </ul>
<pre>dout[DATA_SIZE-1:0]</pre>	Output	<ul> <li>Data output to the FPGA core in input or bidirectional mode, <i>DATA_SIZE</i> depends on the register mode:</li> <li>Bypass or simple register—<i>DATA_SIZE</i> = <i>SIZE</i></li> <li>DDIO without half-rate logic—<i>DATA_SIZE</i> = 2 × <i>SIZE</i></li> <li>DDIO with half-rate logic—<i>DATA_SIZE</i> = 4 × <i>SIZE</i></li> </ul>
oe[ <i>OE_SIZE</i> -1:0]	Input	OE input from the FPGA core in output mode with <b>Enable output</b> enable port turned on, or bidirectional mode. OE is active high. When transmitting data, set this signal to 1. When receiving data, set this signal to 0. <i>OE_SIZE</i> depends on the register mode: • Bypass or simple register— <i>DATA_SIZE</i> = <i>SIZE</i> • DDIO without half-rate logic— <i>DATA_SIZE</i> = <i>SIZE</i> • DDIO with half-rate logic— <i>DATA_SIZE</i> = 2 × <i>SIZE</i>

### Table 30.Clock Interface Signals

The clock interface is an input clock interface. It consists of different signals, depending on the configuration. The GPIO IP can have zero, one, two, or four clock inputs. Clock ports appear differently in different configurations to reflect the actual function performed by the clock signal.

Signal Name	Direction	Description
ck	Input	In input and output paths, this clock feeds a packed register or DDIO if you turn off the <b>Half Rate logic</b> parameter. In bidirectional mode, this clock is the unique clock for the input and output paths if you turn off the <b>Separate input/output Clocks</b> parameter.
ck_fr	Input	In input and output paths, these clocks feed the full-rate and half- rate DDIOs if your turn on the <b>Half Rate logic</b> parameter.
ck_hr		In bidirectional mode, the input and output paths use these clocks if you turn off the <b>Separate input/output Clocks</b> parameter.
ck_in	Input	In bidirectional mode, these clocks feed a packed register or DDIO in the input and output paths if you specify both these settings:
ck_out		<ul> <li>Turn off the Half Rate logic parameter.</li> <li>Turn on the Separate input/output Clocks parameter.</li> </ul>
ck_fr_in	Input	In bidirectional mode, these clocks feed a full-rate and half-rate DDIOs in the input and output paths if you specify both of these
ck_fr_out		settings:
ck_hr_in		Turn on the <b>Half Rate logic</b> parameter.
ck_hr_out		<ul> <li>Turn on the Separate input/output Clocks parameter.</li> <li>For example, ck_fr_out feeds the full-rate DDIO in the output path.</li> </ul>
cke	Input	Clock enable.





### Table 31. Termination Interface Signals

The termination interface connects the GPIO IP to the I/O buffers.

Signal Name	Direction	Description
seriesterminationcontrol	Input	Input from the termination control block (OCT) to the buffers. It sets the buffer series impedance value.
parallelterminationcontro 1	Input	Input from the termination control block (OCT) to the buffers. It sets the buffer parallel impedance value.

### Table 32. Reset Interface Signals

The reset interface connects the GPIO IP core to the DDIOs.

Signal Name	Direction	Description
sclr	Input	Synchronous clear input. Not available if you select None or Preset for the <b>Enable synchronous clear / preset port</b> option.
aclr	Input	Asynchronous clear input. Active high. Not available if you select None or Preset for the <b>Enable asynchronous clear / preset port</b> option.
aset	Input	Asynchronous set input. Active high. Not available if you select None or Clear for the <b>Enable asynchronous clear / preset port</b> option.
sset	Input	Synchronous set input. Not available if you select None or Clear for the <b>Enable synchronous clear / preset port</b> option.


### 5.2.1. Shared Signals

- The input, output, and OE paths share the same clear and preset signals.
- The output and OE path shares the same clock signals.

### 5.2.2. Data Bit-Order for Data Interface

### Figure 40. Data Bit-Order Convention

This figure shows the bit-order convention for the din, dout and oe data signals.



- If the data bus size value is SIZE, the LSB is at the right-most position.
- If the data bus size value is  $2 \times \text{SIZE}$ , the bus is made of two words of SIZE.
- If the data bus size value is  $4 \times \text{SIZE}$ , the bus is made of four words of SIZE.
- The LSB is in the right-most position of each word.
- The right-most word specifies the first word going out for output buses and the first word coming in for input buses.



### **Related Information**

Input Path on page 48

### **5.2.3. Data Interface Signals and Corresponding Clocks**

### Table 33. Data Interface Signals and Corresponding Clocks

Signal Name	Pai	rameter Configurat	Clock Signal Name	
	Register mode	Half Rate logic	Separate input/ output Clocks	
din	<ul> <li>Simple Register</li> <li>DDIO</li> </ul>	Off	Off	ck
	DDIO	On	Off	ck_hr
	<ul> <li>Simple Register</li> <li>DDIO</li> </ul>	Off	On	ck_in
	DDIO	On	On	ck_hr_in
• dout • oe	<ul> <li>Simple Register</li> <li>DDIO</li> </ul>	Off	Off	ck
	DDIO	On	Off	ck_hr
	<ul> <li>Simple Register</li> <li>DDIO</li> </ul>	Off	On	ck_out
	DDIO	On	On	ck_hr_out
<ul> <li>sclr</li> <li>sset</li> <li>All pad signals</li> </ul>	<ul> <li>Simple Register</li> <li>DDIO</li> </ul>	Off	Off	ck
	DDIO	On	Off	ck_fr
	<ul> <li>Simple Register</li> <li>DDIO</li> </ul>	Off	On	<ul><li>Input path: ck_in</li><li>Output path: ck_out</li></ul>
	DDIO	On	On	<ul><li>Input path: ck_fr_in</li><li>Output path: ck_fr_out</li></ul>



# **6.** Document Revision History for the Stratix **10** General Purpose I/O User Guide

<b>Document Version</b>	Quartus Prime Version	Changes
2024.10.07	24.3	<ul> <li>Added information about delay calculations in Delay Elements.</li> <li>Retitled Table: Stratix 10 Devices I/O Standards Support for FPGA I/O— Preliminary to Stratix 10 Devices I/O Standards Support for FPGA I/O.</li> <li>Retitled Table: Stratix 10 SX Devices I/O Standards Support for HPS I/O—Preliminary to Stratix 10 SX Devices I/O Standards Support for HPS I/O.</li> <li>Removed note about programmable current strength information for HPS in Table: Programmable Current Strength Settings for Stratix 10 Devices.</li> </ul>
2023.09.13	23.2	<ul> <li>Updated the IP migration guideline to specify that the GPIO IP drives datain_h on the falling edge and datain_l on the rising edge.</li> <li>Updated links.</li> </ul>
2022.09.29	22.3	<ul> <li>Corrected the output clock name in the topic about the single data rate output register from sdr_out_clk to sdr_out_outclk.</li> <li>In the guideline for V<sub>REF</sub> sources and VREF pins, clarified that the internal VREF is supported only for external memory interfaces.</li> <li>Updated the GPIO IP version to 21.0.0.</li> </ul>
2021.07.07	21.2	<ul> <li>Added 2.5 V LVCMOS support for the open-drain output, bus-hold, and weak pull-up resistor features in the table listing the programmable IOE features I/O buffer types and I/O standards support.</li> <li>Updated the diagram that shows the simplified view of the single-ended GPIO input path to update dout[0] to dout[3] and dout[3] to dout[0].</li> </ul>
2021.03.29	21.1	Updated the GPIO IP version number to 20.0.0.
2021.03.12	20.4	Updated the IP migration guideline to specify that the GPIO IP drives datain_h on the rising edge and datain_1 on the falling edge.
2020.11.13	20.3	Updated the figure showing the I/O bank structure to add the pin naming orientation.
2020.08.25	20.2	Updated the topic about the I/O and differential I/O buffers to remove differential I/O support from 3 V I/O bank and to improve clarity.
		continued

<sup>&</sup>lt;sup>©</sup> Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



\*Other names and brands may be claimed as the property of others.



<b>Document Version</b>	Quartus Prime Version	Changes
2020.07.14	20.2	• Added Stratix 10 GX 10M to the figure showing the migration capability across Stratix 10 GX and SX product lines.
		• In the table listing the supported I/O standards voltage levels, updated the 3.3 V LVTTL/3.3 V LVCMOS row to support only 3.3 V VCCIO input, and the 3.0 V LVVTL/3.0 V LVCMOS row to support only 3.0 V VCCIO input.
		Updated the figure showing the I/O bank structure:
		<ul> <li>Added I/O bank structure for Stratix 10 GX 10M device.</li> </ul>
		<ul> <li>For I/O banks figure of other Stratix 10 devices:</li> </ul>
		<ul> <li>Marked only bank 3A as SDM shared LVDS I/O</li> <li>Marked HPS shared LVDS I/Os</li> </ul>
		<ul> <li>Added 3 V I/O banks 7A, 7B, and 7C</li> </ul>
		<ul> <li>Updated the topic about programmable IOE delay to improve clarity.</li> </ul>
		<ul> <li>Removed the weak pull-up control feature in bank 3C of the HF35 package of Stratix 10 GX 400 and SX 400 devices:</li> </ul>
		<ul> <li>Updated the programmable IOE features topic.</li> </ul>
		<ul> <li>Updated the I/O standards limitation guidelines for Stratix 10 GX 400 and SX 400 devices.</li> </ul>
		• Updated the available programmable current strength settings for 3.3 V I/O standards.
		Added guideline topic about I/O buffer behavior during device power up, configuration, and power down.
2020.01.08	19.4	<ul> <li>Updated the I/O migration topic to add and remove variants, product lines, packages, and migration paths.</li> </ul>
		• Added 3.3 V I/Os for package HF35 of the Stratix 10 GX 400 and SX 400 devices.
		• Added support for R <sub>S</sub> OCT without calibration for 3 V I/Os.
		• Updated the design guideline for I/O standards limitation in Stratix 10 TX 400 devices to specify that you can use LVDS, mini-LVDS, or RSDS in banks 3A and 3D only as dedicated clock pins.
		Added design guideline for I/O standards limitation in Stratix 10 GX 400 and SX 400 devices.
		• Updated the programmable pre-emphasis diagram to remove the word "peak-peak".
		• Added related information link from the topic about the programmable pull-up resistor feature to the <i>Configuration Flow Diagram</i> topic in the <i>Stratix 10 Configuration User Guide</i> . The linked topic provides more information about weak-pull up in configuration mode.
		<ul> <li>Updated the V<sub>REF</sub> sources and VREF pins design guideline to remove VCCIO from the guideline about connecting unused VREF pins.</li> </ul>
2019.10.01	19.3	Corrected typographical error in the $ . {\tt qsf}$ assignment codes in the topic about delay elements.
2019.09.30	19.3	<ul> <li>Added the Stratix 10 TX 400 device to the vertical migration table.</li> <li>Added a guideline topic about using only one voltage for all 3 V I/O banks.</li> </ul>
		• Added a guideline topic about not using LVDS, Mini-LVDS, or RSDS I/O standards in banks 3A or 3D of the Stratix 10 TX 400 device.
2019.07.09	19.2	Updated the notes in the topics about the input path, and output and output enable paths to specify that the GPIO Intel FPGA IP and OCT Intel FPGA IP support OCT on single-directional input or output pins only.
2019.03.04	18.1	In the topics about the input path, and output and output enable paths:
		continued





Document Version	Quartus Prime Version	Changes
		<ul> <li>Corrected the notes in the topics to specify that the GPIO Intel FPGA IP does not support dynamic calibration of bidirectional pins.</li> <li>Added links to the PHY Lite for Parallel Interfaces Intel FPGA IP Core User Guide: Stratix 10, Arria 10, and Cyclone 10 GX Devices for more information about applications that require dynamic calibration for bidirectional pins.</li> </ul>
2019.01.23	18.1	Updated the Quartus Prime version of the document.
	•	continued





Document Version	Quartus Prime Version	Changes
2019.01.14	18.1	- Removed statement that says that the programmable $V_{\rm OD}$ value of "0" is not available for the LVDS I/O standard.
		• In the topic about dynamic OCT, added link to PHY Lite for Parallel Interfaces Intel FPGA IP Core User Guide: Stratix 10, Arria 10, and Cyclone 10 GX Devices for applications that require dynamic OCT for bidirectional pins.
2018.07.09	18.0	<ul> <li>Added 24 mA and 20 mA current strength settings for the 3.0 V LVTTL I/O standard.</li> <li>Added Differential SSTL-15 Class I and Class II, and Differential SSTL-18 Class I and Class II to the table that lists the programmable current strengths.</li> <li>Added Differential SSTL-15 Class I and Class II to the tables that list the R<sub>S</sub> OCT with calibration and R<sub>S</sub> OCT without calibration.</li> <li>Removed 50 Ω R<sub>T</sub> OCT for SSTL-15 and Differential SSTL-15 I/O standards.</li> <li>Added a note about not pulling the output voltage higher than the Vi (DC) level in the topic about the programmable open drain output.</li> </ul>
2018.05.10	18.0	<ul> <li>Updated a footnote related to 3 V I/O to specify that the 3 V I/O is not supported in the E-Tile transceiver tiles.</li> <li>Added a footnote to the I/O standards support table to specify that a transceiver tile's 3 V I/O bank is not available when the tile is powered down.</li> <li>Removed DDR2 support.</li> <li>Removed the topic about MultiVolt I/O interface and added the information to the topic about I/O standards voltage support.</li> <li>Moved the I/O count tables and I/O banks location figures to the pinout files.</li> <li>Updated the figure titles in the topic about LVPECL termination to clarify that the figures refer to external termination. There is no OCT support for LVPECL I/O standard.</li> <li>Clarified that to utilize the I/O registers when implementing DDR circuitry, use the GPIO Intel FPGA IP in <i>I/O Buffer and Registers in Arria 10 Devices</i>.</li> <li>Clarified that all singled-ended I/O configured to 3 V I/O bank supports all programmable I/O elements except programmable pre-emphasis, R<sub>D</sub> on-chip termination (OCT), calibrated R<sub>S</sub> and R<sub>T</sub> OCT, and internal V<sub>REF</sub> generation.</li> <li>Clarified that 3 V I/O bank supports single-ended and differential SSTL, HSTL, and HSUL I/O standards.</li> <li>Specified that VREF pins are dedicated for voltage-reference signal-ended I/O standards in Guideline: VREF Sources and VREF Pins on page 40.</li> <li>Clarified the type of I/O buffers available in Arria 10 FPGA devices and Arria 10 SoC devices in I/O Standards and Voltage Levels in Stratix 10 Devices on page 8.</li> <li>Changed <i>logic-to-pin</i> to <i>logic to the output buffer</i> in <i>Programmable Open-Drain Output</i> section.</li> <li>Renamed the IP core from "Intel FPGA GPIO" to "GPIO Intel FPGA IP".</li> <li>Corrected instances of "clk_fr" and "clk_hr" to "ck_fr" and "ck_hr".</li> <li>Updated the GPIO IP core input path and output paths diagrams to show the actual IP core signal names.</li> <li>Updated the table listing the reset interface signals to improve clarity.</li> </ul>



Date	Version	Changes
November 2017	2017.11.06	<ul> <li>Clarified that each 3 V I/O bank supports only two OEs for its eight single-ended I/Os.</li> </ul>
		Removed Stratix 10 TX 4500 and TX 5500 devices.
		Added package SF48 to Stratix 10 TX 1650 and TX 2100 devices.
		Added Stratix 10 MX devices.
		• Specified that 3 V I/Os are not available for Stratix 10 devices with E- Tile transceiver variants.
		Updated descriptions of the table that lists the GPIO buffers and LVDS channels in Stratix 10 GX devices to specify that the LVDS channels counts include dedicated clock pins.
		Removed the HF50 package from all Stratix 10 devices.
		<ul> <li>Restructured the topics and tables that list the I/O banks locations and pin counts.</li> </ul>
		Added support for 2.5 V LVCMOS I/O standard.
		<ul> <li>Added 3 V I/O bank support for the 1.8 V LVCMOS, 1.5 V LVCMOS, and 1.2 V LVCMOS I/O standards.</li> </ul>
		Removed all instances of "DDR3U". Intel validates and support only IP for memory interfaces listed in <i>Performance Support Summary, Stratis</i> 10 External Memory Interfaces User Guide.
		<ul> <li>Added a note to specify that to use the 1.2 V, 1.5 V, 1.8 V, and 2.5 V I/O standards on the 3 V I/O bank, you need to set the USE_AS_3V_GPIO assignment.</li> </ul>
		Updated the tables that lists the programmable IOE features supported by the I/O buffer types and I/O standards.
		• Removed the table that lists the I/O standards and current strengths that support programmable slew rate control.
		Added information about the default slew rate setting.
		<ul> <li>Updated the topic about programmable IOE delay to remove the input and output delay information. The I/O delay numbers are pending characterization.</li> </ul>
		<ul> <li>Added information about the default predefined current strength if you do not specifically assign a current strength in the Quartus Prime software.</li> </ul>
		Updated the table listing the programmable current strength settings.
		<ul> <li>Added current strength settings for these I/O standards:</li> </ul>
		2.5 V LVCMOS
		<ul> <li>SSTL-135 and Differential SSTL-135</li> </ul>
		<ul> <li>SSTL-125 and Differential SSTL-125</li> </ul>
		SSTL-12 and Differential SSTL-12 Class I
		POD12 and Differential POD12     Differential 1.0 VUICTL Class Land Class II
		<ul> <li>Differential 1.8 V HSTL Class I and Class II</li> <li>Differential 1.5 V HSTL Class I and Class II</li> </ul>
		<ul> <li>Differential 1.2 V HSTL Class I and Class II</li> <li>Differential 1.2 V HSTL Class I</li> </ul>
		<ul> <li>Removed 6 mA, 4 mA, and 2 mA HPS current strength settings for the 1.8 V LVCMOS I/O standard</li> </ul>
		<ul> <li>Removed all HPS current strength settings except for the 1.8 V LVCMOS I/O standard</li> </ul>
		<ul> <li>Removed 12 mA and 10 mA current strength settings from the following I/O standards:</li> </ul>
		1.2 V LVCMOS
		SSTL-18 Class I
		SSTL-15 Class I
		1.2 V HSTL Class I
		<ul> <li>Removed 16 mA current strength settings from the SSTL-18 Class and SSTL-15 Class II I/O standards</li> </ul>
		<ul> <li>Updated the current strength setting from 16 mA to 14 mA for the 1.8 V HSTL Class II and 1.5 V HSTL Class II I/O standards</li> </ul>
		<ul> <li>Removed programmable current strength for the 1.2 V HSTL Class II I/O standard</li> </ul>
		continued.





Date	Version	Changes
		<ul> <li>Removed OCT support for 3 V I/O.</li> <li>Updated the tables listing the R<sub>S</sub> and R<sub>T</sub> OCT support to update I/O standards and available OCT settings.</li> <li>Updated the tables listing the external termination schemes to add 2.5 V LVCMOS.</li> <li>Updated the signal names in figures to match the signal names in the Intel FPGA GPIO IP core.</li> <li>Added the output path waveform.</li> <li>Renamed "Altera GPIO IP core" to "Intel FPGA GPIO IP core".</li> <li>Clarified that the ASET and ACLR signals are active high.</li> </ul>
September 2017	2017.09.04	<ul> <li>Added 8 mA to SSTL-2 Class II, SSTL-18 Class II, and SSTL-15 Class II, and removed 12 mA from SSTL-18 Class II in the list of current strength settings that support programmable output slew rate control.</li> <li>Added 8 mA current strength settings to SSTL-18 Class II and SSTL-15 Class II.</li> <li>Added these I/O standards to the table listing the selectable I/O standards for R<sub>S</sub> OCT without calibration: <ul> <li>Differential SSTL-15</li> <li>Differential SSTL-125</li> <li>Differential SSTL-125</li> <li>Differential SSTL-12</li> <li>Added 16 mA current strength setting to 1.8 V LVCMOS I/O standard.</li> </ul> </li> <li>Added 12 mA and 10 mA current strength settings to 1.2 V LVCMOS I/O standard.</li> <li>Removed 25 Ω and 50 Ω R<sub>S</sub> OCT settings from Differential SSTL-15 in the table that lists the selectable I/O standards for R<sub>S</sub> OCT with calibration.</li> <li>Updated the table listing the Altera GPIO buffer parameters to specify the conditions for the <b>Use bus-hold circuitry</b> parameter option.</li> </ul>
February 2017	2017.02.13	<ul> <li>Removed the SF48 package from the Stratix 10 TX 1650 and TX 2100 devices.</li> <li>Updated topics to clarify that the 3 V I/O banks do not have I/O registers and DDIOs, and do not support all features of the Altera GPIO IP core.</li> </ul>
December 2016	2016.12.05	Corrected the number of I/Os in I/O bank 3L for the HF55 package of the GX 4500 and SX 5500 devices.
October 2016	2016.10.31	Initial release.

