Agilex™ 5 oneAPI FPGA Guided Journey

This interactive journey provides step-by-step guidance to develop an Intel oneAPI DPC++/C++ design for Altera FPGA devices. Choose the desired design step on the left navigation to find the available resources.

Back to Design Hub

Discovery Learn about Intel® oneAPI for FPGAs Install and Evaluate Prepare your Development Environment Run a Code Sample Benchmark an FPGA Reference Design Create your own FPGA Design Optimize your Design Optimize your Device Code Optimize your SYCL HLS Interfaces Optimize your Host Code Study Optimized Reference Designs Integrate your Design Integrate your SYCL HLS IP Core into a System Integrate your All-in-One FPGA Acceleration Solution

Related Links