Intel® FPGA Schematic Symbols

Schematic Symbols Cadence Capture CIS and Allegro DE-HDL Concept Software

{"collectionRelationTags":{"relations":{"OR":["etm-1ecda0e93fac45f99499b7dbee09ddaf","etm-33233529087e4a30ae53bd237c7ff622"],"EXCLUDE":["etm-f6e0d09943a943d383e81b5f64a3956c","etm-ececc448f2f54f0e87cdf5558856b275"],"AND":["etm-DA5A91DF-5E20-493F-9B3E-14E037831DF1"]},"featuredIds":[]},"collectionId":"653154","resultPerPage":50.0,"filters":[{"facetId":"fpgadevicefamily","type":"fpgadevicefamily","deprecated":true,"name":"fpgadevicefamily","position":0},{"facetId":"lastupdated","type":"lastupdated","deprecated":true,"name":"lastupdated","position":1}],"coveoRequestHardLimit":"1000","accessDetailsPagePath":"/content/www/us/en/secure/design/internal/access-details.html","collectionGuids":["etm-DA5A91DF-5E20-493F-9B3E-14E037831DF1"],"cardView":false,"sorting":"Newest","defaultImagesPath":"/content/dam/www/public/us/en/images/uatable/default-icons","coveoMaxResults":5000,"coveoSplitSize":500,"fpgaFacetRootPaths":"{\"fpgadevicefamily\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Programmable Devices\"],\"quartusedition\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software\"],\"quartusaddon\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software - Add-ons\"],\"fpgaplatform\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® FPGA Platforms\"]}","newWrapperPageEnabled":true,"descendingSortingForNumericalFacetsName":"[\"Intel® Quartus® Prime Pro Edition\",\"Intel® Quartus® Prime Lite Edition\",\"Intel® Quartus® Prime Standard Edition\",\"Quartus® II Subscription Edition\",\"Quartus® II Web Edition\"]","columnsConfiguration":{"idColumn":true,"dateColumn":true,"versionColumn":true,"contentTypeColumn":false,"columnsMaxSize":0},"dynamicColumnsConfiguration":[{"name":"DynamicColumn_id","type":"id","gtv":"ID","width":60,"selected":true},{"name":"DynamicColumn_date","type":"date","gtv":"Date","width":60,"selected":true},{"name":"DynamicColumn_version","type":"version","gtv":"Version","width":135,"selected":true}],"updateCollateralMetadataEnabled":true,"relatedAssetsEnable":true,"disableExpandCollapseAll":false,"enableRelatedAssetsOnExpandAll":false,"disableBlueBanner":false,"isICS":false,"isUPE":false}

Instructions to Download the Schematic Symbol Files:

  1. Right click on the .zip or .olb file name
  2. Select the option to Save link as...
  3. A window will pop-up to save the file in a location on your local computer
  4. Select the location where you would like to save the file and then click Save to download the file

If you have questions, you can find the available support options at Intel® Customer Support. Intel customers with Intel® Premier Support can find training and help topics at Intel® Premier Support.

You can also search the Intel® Community to ask and answer questions about the FPGAs and Programmable Solutions family of products.

For information on boundary-scan testing, refer to the Intel BSDL Support page.