Arria® V BSDL Models

Browse boundary-scan description language (BSDL) files by specific devices and choose the appropriate device package. The same BSDL file can be used regardless of speed grade or temperature.

{"collectionRelationTags":{"relations":{"EXCLUDE":["etm-ececc448f2f54f0e87cdf5558856b275","etm-f6e0d09943a943d383e81b5f64a3956c"],"AND":["etm-169E8FA7-5924-40CA-AB41-910E56086A4A","etm-081db853a9a148959ca49c264f8ee5be"]},"featuredIds":[]},"collectionId":"653140","resultPerPage":50.0,"filters":[{"facetId":"@stm_10309_en","field":"stm_10309_en","type":"hierarchical","basePath":"Technology","displayName":"Technology","deprecated":false,"rootFilter":"","position":0},{"facetId":"fpgadevicefamily","type":"fpgadevicefamily","deprecated":true,"name":"fpgadevicefamily","position":1},{"facetId":"lastupdated","type":"lastupdated","deprecated":true,"name":"lastupdated","position":2}],"coveoRequestHardLimit":"1000","accessDetailsPagePath":"/content/www/us/en/secure/design/internal/access-details.html","collectionGuids":["etm-081db853a9a148959ca49c264f8ee5be","etm-169E8FA7-5924-40CA-AB41-910E56086A4A"],"cardView":false,"sorting":"Newest","defaultImagesPath":"/content/dam/www/public/us/en/images/uatable/default-icons","coveoMaxResults":5000,"coveoSplitSize":500,"fpgaFacetRootPaths":"{\"fpgadevicefamily\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Programmable Devices\"],\"quartusedition\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software\"],\"quartusaddon\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software - Add-ons\"],\"fpgaplatform\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® FPGA Platforms\"]}","newWrapperPageEnabled":true,"descendingSortingForNumericalFacetsName":"[\"Intel® Quartus® Prime Pro Edition\",\"Intel® Quartus® Prime Lite Edition\",\"Intel® Quartus® Prime Standard Edition\",\"Quartus® II Subscription Edition\",\"Quartus® II Web Edition\"]","columnsConfiguration":{"idColumn":true,"dateColumn":true,"versionColumn":true,"contentTypeColumn":false,"columnsMaxSize":0},"dynamicColumnsConfiguration":[{"name":"DynamicColumn_id","type":"id","gtv":"ID","width":60,"selected":true},{"name":"DynamicColumn_date","type":"date","gtv":"Date","width":60,"selected":true},{"name":"DynamicColumn_version","type":"version","gtv":"Version","width":135,"selected":true}],"updateCollateralMetadataEnabled":true,"relatedAssetsEnable":true,"disableExpandCollapseAll":false,"enableRelatedAssetsOnExpandAll":false,"disableBlueBanner":false,"isICS":false,"isUPE":false}

Note to table:

The BSDL Files are syntax checked using these tools:

  • JTAG Technologies
  • ASSET Intertech - Agilent Technologies
  • Corelis
  • GOEPEL Electronic
  • Temento Systems

If you have questions, you can find the available support options at Intel® Customer Support. Intel customers with Intel® Premier Support can find training and help topics at Intel® Premier Support.

You can also search the Intel® Community to ask and answer questions about the FPGAs and Programmable Solutions family of products.

For information on boundary-scan testing, refer to the Intel BSDL Support page.