Article ID: 000100773 Content Type: Product Information & Documentation Last Reviewed: 03/10/2025

Which dedicated clock pins can directly feed Fabric-Feeding IOPLLs in the Agilex™ 7 FPGA F and I series devices?

Description

In the Agilex™ 7 FPGA F and I series devices, only CLK_[T,B]_*_0 pins can directly drive Fabric-Feeding IOPLLs in the respective IO banks. 
CLK_[T,B]_*_1 pins can drive Fabric_feeding IOPLLs in the same bank only if you select "Refclk source is the global clock" in the IOPLL IP.

Resolution

This information will be included in a future release of the Agilex™ 7 FPGA Clocking and PLL User Guide.
 

Related Products

This article applies to 2 products

Show all