Article ID: 000095508 Content Type: Error Messages Last Reviewed: 06/28/2023

Why does the L-Tile/H-Tile Transceiver Native PHY Intel® Stratix® 10 FPGA IP Design Example generation fail?

Environment

  • Intel® Quartus® Prime Pro Edition
  • L-Tile H-Tile Transceiver Native PHY Intel® Stratix® 10 FPGA IP
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Intel® Quartus® Prime Pro Edition Software version 23.1 and earlier, generation of the L-Tile/H-Tile Transceiver Native PHY Intel® Stratix® 10 FPGA IP design example can fail even when using the default configuration.

     

     

    Resolution

    This problem is fixed in the Intel® Quartus® Prime Pro Edition Software version 23.2.

    Related Products

    This article applies to 1 products

    Intel® Stratix® 10 FPGAs and SoC FPGAs

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.