Article ID: 000092175 Content Type: Troubleshooting Last Reviewed: 08/18/2023

How many lanes does Interlaken (2nd Generation) Intel FPGA IP support?

Environment

  • Intel® Quartus® Prime Pro Edition
  • Interlaken (2nd Generation) Intel® FPGA IP
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Intel® Quartus® Prime Pro Edition Software version 22.2 and previous, the comments "Supports 4-,6-,8-,10-,12-, and 24- configurations." for the parameter "Number of lanes" are not correct. The maximum number of lanes should be 12. 

    Resolution

    This problem is fixed in the Intel® Quartus® Prime Pro Edition Software 22.4.

    Related Products

    This article applies to 5 products

    Intel Agilex® 7 FPGAs and SoC FPGAs F-Series
    Intel® Stratix® 10 GX FPGA
    Intel® Stratix® 10 MX FPGA
    Intel® Stratix® 10 SX SoC FPGA
    Intel® Stratix® 10 TX FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.