Why does my F-Tile PMA/FEC Direct PHY Intel® FPGA IP design fail to compile in the Support-Logic Generation stage when the design has at least one multiple PMA lanes variant with “Datapath clocking mode” set to “PMA” ?

Due to a problem in the Intel® Quartus® Prime Pro Edition Software v21.3, when the design has at least one multiple PMA lanes variant with “Datapath clocking mode” set to “PMA”, it will fail to compile in the Support-Logic Generation stage with “Error (21842): Solver failed to find a solution” message.

To work around this problem, replace your multiple PMA lanes variant with multiple instances of a 1-channel variant.
This problem is scheduled to be fixed in a future release of the Intel® Quartus® Prime Pro Edition Software.